More Accurate and Reliable Extraction of Tunneling Resistance in Tunneling FET and Verification in Small-Signal Circuit Operation
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Cho, Seongjae | - |
dc.contributor.author | Kang, In Man | - |
dc.contributor.author | Kim, Kyung Rok | - |
dc.date.available | 2020-02-28T22:46:00Z | - |
dc.date.created | 2020-02-06 | - |
dc.date.issued | 2013-10 | - |
dc.identifier.issn | 0018-9383 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/gachon/handle/2020.sw.gachon/14262 | - |
dc.description.abstract | In this paper, a novel method of extracting tunneling resistance from a tunneling FET (TFET) is proposed and verified by small-signal analysis based on radio-frequency (RF) data. Unlike the approaches made in the small-signal equivalent circuits of conventional MOSFETs, the on-state total channel resistance can be separately analyzed into tunneling and inversion layer resistances. In this paper, an RF method is suggested and proven to be more practical and realistic since it calls for neither a set of complicated measurements with a number of geometric splits of devices under test nor device simulations with imaginary material parameters to identify the tunneling resistance of a TFET device as usually employed in DC methods. To verify the extracted tunneling resistances, their dependences on gate length and bias conditions have been investigated in silicon nanowire TFETs. Furthermore, related small-signal parameters are analyzed with the highlight of the relation between tunneling resistance and inversion layer length. It is confirmed by Y-parameters that models with extracted tunneling resistances are valid in the RF domain and under various geometric and operation conditions up to 300 GHz. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.relation.isPartOf | IEEE TRANSACTIONS ON ELECTRON DEVICES | - |
dc.subject | FIELD-EFFECT TRANSISTORS | - |
dc.title | More Accurate and Reliable Extraction of Tunneling Resistance in Tunneling FET and Verification in Small-Signal Circuit Operation | - |
dc.type | Article | - |
dc.type.rims | ART | - |
dc.description.journalClass | 1 | - |
dc.identifier.wosid | 000324928900047 | - |
dc.identifier.doi | 10.1109/TED.2013.2278676 | - |
dc.identifier.bibliographicCitation | IEEE TRANSACTIONS ON ELECTRON DEVICES, v.60, no.10, pp.3318 - 3324 | - |
dc.identifier.scopusid | 2-s2.0-84884812152 | - |
dc.citation.endPage | 3324 | - |
dc.citation.startPage | 3318 | - |
dc.citation.title | IEEE TRANSACTIONS ON ELECTRON DEVICES | - |
dc.citation.volume | 60 | - |
dc.citation.number | 10 | - |
dc.contributor.affiliatedAuthor | Cho, Seongjae | - |
dc.type.docType | Article | - |
dc.subject.keywordAuthor | Equivalent circuit | - |
dc.subject.keywordAuthor | nanowire | - |
dc.subject.keywordAuthor | radio-frequency (RF) | - |
dc.subject.keywordAuthor | small-signal analysis | - |
dc.subject.keywordAuthor | tunneling FET (TFET) | - |
dc.subject.keywordAuthor | tunneling resistance | - |
dc.subject.keywordAuthor | Y-parameters | - |
dc.subject.keywordPlus | FIELD-EFFECT TRANSISTORS | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
1342, Seongnam-daero, Sujeong-gu, Seongnam-si, Gyeonggi-do, Republic of Korea(13120)031-750-5114
COPYRIGHT 2020 Gachon University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.