A Band-Engineered One-Transistor DRAM With Improved Data Retention and Power Efficiency
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Yu, Eunseon | - |
dc.contributor.author | Cho, Seongjae | - |
dc.contributor.author | Shin, Hyungsoon | - |
dc.contributor.author | Park, Byung-Gook | - |
dc.date.available | 2020-02-27T03:42:25Z | - |
dc.date.created | 2020-02-04 | - |
dc.date.issued | 2019-04 | - |
dc.identifier.issn | 0741-3106 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/gachon/handle/2020.sw.gachon/1635 | - |
dc.description.abstract | In this letter, a one-transistor (1T) dynamic random-access memory (DRAM) with SiGe quantum well (QW) is proposed, and its performance is validated through the technology computer-aided design (TCAD) simulation. At the write operation, band-to-band tunneling is used and 1 V or lower programming voltage is realized by inserting the SiGe QW beside the drain. This QW also functions as the storage node, which enhances not only the current sensing margin but also the retention time (tau(ret)) compared with those of all-Si device. At an extremely scaled cell size and sub-10-ns write/erase operations, the proposed device shows 0.2-s-long tau(ret) and current ratio > 10(4). It has been verified that a single cycle of 1T DRAM operations consumes only 93.8 fJ. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.relation.isPartOf | IEEE ELECTRON DEVICE LETTERS | - |
dc.subject | GATE | - |
dc.subject | TECHNOLOGY | - |
dc.title | A Band-Engineered One-Transistor DRAM With Improved Data Retention and Power Efficiency | - |
dc.type | Article | - |
dc.type.rims | ART | - |
dc.description.journalClass | 1 | - |
dc.identifier.wosid | 000464306900019 | - |
dc.identifier.doi | 10.1109/LED.2019.2902334 | - |
dc.identifier.bibliographicCitation | IEEE ELECTRON DEVICE LETTERS, v.40, no.4, pp.562 - 565 | - |
dc.identifier.scopusid | 2-s2.0-85064060862 | - |
dc.citation.endPage | 565 | - |
dc.citation.startPage | 562 | - |
dc.citation.title | IEEE ELECTRON DEVICE LETTERS | - |
dc.citation.volume | 40 | - |
dc.citation.number | 4 | - |
dc.contributor.affiliatedAuthor | Yu, Eunseon | - |
dc.contributor.affiliatedAuthor | Cho, Seongjae | - |
dc.type.docType | Article | - |
dc.subject.keywordAuthor | One-transistor DRAM | - |
dc.subject.keywordAuthor | SiGe quantum well | - |
dc.subject.keywordAuthor | band-to-band tunneling | - |
dc.subject.keywordAuthor | DRAM retention | - |
dc.subject.keywordAuthor | low-power operation | - |
dc.subject.keywordPlus | GATE | - |
dc.subject.keywordPlus | TECHNOLOGY | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
1342, Seongnam-daero, Sujeong-gu, Seongnam-si, Gyeonggi-do, Republic of Korea(13120)031-750-5114
COPYRIGHT 2020 Gachon University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.