Detailed Information

Cited 1 time in webofscience Cited 1 time in scopus
Metadata Downloads

Si-core/SiGe-shell channel nanowire FET for sub-10-nm logic technology in the THz regime

Full metadata record
DC Field Value Language
dc.contributor.authorYu, Eunseon-
dc.contributor.authorSon, Baegmo-
dc.contributor.authorKam, Byungmin-
dc.contributor.authorJoh, Yong Sang-
dc.contributor.authorPark, Sangjoon-
dc.contributor.authorLee, Won-Jun-
dc.contributor.authorJung, Jongwan-
dc.contributor.authorCho, Scongjae-
dc.date.available2020-02-27T08:40:46Z-
dc.date.created2020-02-04-
dc.date.issued2019-12-
dc.identifier.issn1225-6463-
dc.identifier.urihttps://scholarworks.bwise.kr/gachon/handle/2020.sw.gachon/2935-
dc.description.abstractThe p-type nanowire field-effect transistor (FET) with a SiGe shell channel on a Si core is optimally designed and characterized using in-depth technology computer-aided design (TCAD) with quantum models for sub-10-nm advanced logic technology. SiGe is adopted as the material for the ultrathin shell channel owing to its two primary merits of high hole mobility and strong Si compatibility. The SiGe shell can effectively confine the hole because of the large valence-band offset (VBO) between the Si core and the SiGe channel arranged in the radial direction. The proposed device is optimized in terms of the Ge shell channel thickness, Ge fraction in the SiGe channel, and the channel length (L-g) by examining a set of primary DC and AC parameters. The cutoff frequency (f(T)) and maximum oscillation frequency (f(max)) of the proposed device were determined to be 440.0 and 753.9 GHz when L-g is 5 nm, respectively, with an intrinsic delay time (tau) of 3.14 ps. The proposed SiGe-shell channel p-type nanowire FET has demonstrated a strong potential for low-power and high-speed applications in 10-nm-and-beyond complementary metal-oxide-semiconductor (CMOS) technology.-
dc.language영어-
dc.language.isoen-
dc.publisherWILEY-
dc.relation.isPartOfETRI JOURNAL-
dc.titleSi-core/SiGe-shell channel nanowire FET for sub-10-nm logic technology in the THz regime-
dc.typeArticle-
dc.type.rimsART-
dc.description.journalClass1-
dc.identifier.wosid000489855000001-
dc.identifier.doi10.4218/etrij.2018-0281-
dc.identifier.bibliographicCitationETRI JOURNAL, v.41, no.6, pp.829 - 837-
dc.identifier.kciidART002530413-
dc.description.isOpenAccessN-
dc.identifier.scopusid2-s2.0-85074284564-
dc.citation.endPage837-
dc.citation.startPage829-
dc.citation.titleETRI JOURNAL-
dc.citation.volume41-
dc.citation.number6-
dc.contributor.affiliatedAuthorCho, Scongjae-
dc.type.docTypeArticle; Early Access-
dc.subject.keywordAuthorCMOS technology-
dc.subject.keywordAuthorhigh hole mobility-
dc.subject.keywordAuthorlow-power high-speed operation-
dc.subject.keywordAuthornanowire FET-
dc.subject.keywordAuthorSiGe shell channel-
dc.subject.keywordAuthorsub-10-nm logic technology-
dc.subject.keywordAuthorvalence-band offset-
dc.subject.keywordPlusGE-
dc.subject.keywordPlusGERMANIUM-
dc.subject.keywordPlusMOSFETS-
dc.subject.keywordPlusSILICON-
dc.subject.keywordPlusFABRICATION-
dc.subject.keywordPlusLEAKAGE-
dc.subject.keywordPlusBULK-
dc.relation.journalResearchAreaEngineering-
dc.relation.journalResearchAreaTelecommunications-
dc.relation.journalWebOfScienceCategoryEngineering, Electrical & Electronic-
dc.relation.journalWebOfScienceCategoryTelecommunications-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
dc.description.journalRegisteredClasskci-
Files in This Item
There are no files associated with this item.
Appears in
Collections
IT융합대학 > 전자공학과 > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Cho, Seong Jae photo

Cho, Seong Jae
IT (Major of Electronic Engineering)
Read more

Altmetrics

Total Views & Downloads

BROWSE