Crystallization and Characterization of GeSn Deposited on Si with Ge Buffer Layer by Low-temperature Sputter Epitaxy
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Jeongmin | - |
dc.contributor.author | Cho, Il Hwan | - |
dc.contributor.author | Seo, Dongsun | - |
dc.contributor.author | Cho, Seongjae | - |
dc.contributor.author | Park, Byung-Gook | - |
dc.date.available | 2020-02-27T23:43:33Z | - |
dc.date.created | 2020-02-07 | - |
dc.date.issued | 2016-12 | - |
dc.identifier.issn | 1598-1657 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/gachon/handle/2020.sw.gachon/7606 | - |
dc.description.abstract | Recently, GeSn is drawing great deal of interests as one of the candidates for group-IV-driven optical interconnect for integration with the Si complementary metal-oxide-semiconductor (CMOS) owing to its pseudo-direct band structure and high electron and hole mobilities. However, the large lattice mismatch between GeSn and Si as well as the Sn segregation have been considered to be issues in preparing GeSn on Si. In this work, we deposit the GeSn films on Si by DC magnetron sputtering at a low temperature of 250 degrees C and characterize the thin films. To reduce the stresses by GeSn onto Si, Ge buffer deposited under different processing conditions were inserted between Si and GeSn. As the result, polycrystalline GeSn domains with Sn atomic fraction of 6.51% on Si were successfully obtained and it has been demonstrated that the Ge buffer layer deposited at a higher sputtering power can relax the stress induced by the large lattice mismatch between Si substrate and GeSn thin films. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEK PUBLICATION CENTER | - |
dc.relation.isPartOf | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | - |
dc.title | Crystallization and Characterization of GeSn Deposited on Si with Ge Buffer Layer by Low-temperature Sputter Epitaxy | - |
dc.type | Article | - |
dc.type.rims | ART | - |
dc.description.journalClass | 1 | - |
dc.identifier.wosid | 000393191400017 | - |
dc.identifier.doi | 10.5573/JSTS.2016.16.6.854 | - |
dc.identifier.bibliographicCitation | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, v.16, no.6, pp.854 - 859 | - |
dc.identifier.kciid | ART002175586 | - |
dc.identifier.scopusid | 2-s2.0-85008315213 | - |
dc.citation.endPage | 859 | - |
dc.citation.startPage | 854 | - |
dc.citation.title | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | - |
dc.citation.volume | 16 | - |
dc.citation.number | 6 | - |
dc.contributor.affiliatedAuthor | Lee, Jeongmin | - |
dc.contributor.affiliatedAuthor | Cho, Seongjae | - |
dc.type.docType | Article | - |
dc.subject.keywordAuthor | GeSn | - |
dc.subject.keywordAuthor | group IV | - |
dc.subject.keywordAuthor | optical interconnect | - |
dc.subject.keywordAuthor | Si CMOS | - |
dc.subject.keywordAuthor | Sn segregation | - |
dc.subject.keywordAuthor | DC magnetron sputtering | - |
dc.subject.keywordAuthor | low temperature | - |
dc.subject.keywordAuthor | polycrystalline GeSn | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.description.journalRegisteredClass | kci | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
1342, Seongnam-daero, Sujeong-gu, Seongnam-si, Gyeonggi-do, Republic of Korea(13120)031-750-5114
COPYRIGHT 2020 Gachon University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.