Detailed Information

Cited 4 time in webofscience Cited 3 time in scopus
Metadata Downloads

Crystallization and Characterization of GeSn Deposited on Si with Ge Buffer Layer by Low-temperature Sputter Epitaxy

Full metadata record
DC Field Value Language
dc.contributor.authorLee, Jeongmin-
dc.contributor.authorCho, Il Hwan-
dc.contributor.authorSeo, Dongsun-
dc.contributor.authorCho, Seongjae-
dc.contributor.authorPark, Byung-Gook-
dc.date.available2020-02-27T23:43:33Z-
dc.date.created2020-02-07-
dc.date.issued2016-12-
dc.identifier.issn1598-1657-
dc.identifier.urihttps://scholarworks.bwise.kr/gachon/handle/2020.sw.gachon/7606-
dc.description.abstractRecently, GeSn is drawing great deal of interests as one of the candidates for group-IV-driven optical interconnect for integration with the Si complementary metal-oxide-semiconductor (CMOS) owing to its pseudo-direct band structure and high electron and hole mobilities. However, the large lattice mismatch between GeSn and Si as well as the Sn segregation have been considered to be issues in preparing GeSn on Si. In this work, we deposit the GeSn films on Si by DC magnetron sputtering at a low temperature of 250 degrees C and characterize the thin films. To reduce the stresses by GeSn onto Si, Ge buffer deposited under different processing conditions were inserted between Si and GeSn. As the result, polycrystalline GeSn domains with Sn atomic fraction of 6.51% on Si were successfully obtained and it has been demonstrated that the Ge buffer layer deposited at a higher sputtering power can relax the stress induced by the large lattice mismatch between Si substrate and GeSn thin films.-
dc.language영어-
dc.language.isoen-
dc.publisherIEEK PUBLICATION CENTER-
dc.relation.isPartOfJOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE-
dc.titleCrystallization and Characterization of GeSn Deposited on Si with Ge Buffer Layer by Low-temperature Sputter Epitaxy-
dc.typeArticle-
dc.type.rimsART-
dc.description.journalClass1-
dc.identifier.wosid000393191400017-
dc.identifier.doi10.5573/JSTS.2016.16.6.854-
dc.identifier.bibliographicCitationJOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, v.16, no.6, pp.854 - 859-
dc.identifier.kciidART002175586-
dc.identifier.scopusid2-s2.0-85008315213-
dc.citation.endPage859-
dc.citation.startPage854-
dc.citation.titleJOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE-
dc.citation.volume16-
dc.citation.number6-
dc.contributor.affiliatedAuthorLee, Jeongmin-
dc.contributor.affiliatedAuthorCho, Seongjae-
dc.type.docTypeArticle-
dc.subject.keywordAuthorGeSn-
dc.subject.keywordAuthorgroup IV-
dc.subject.keywordAuthoroptical interconnect-
dc.subject.keywordAuthorSi CMOS-
dc.subject.keywordAuthorSn segregation-
dc.subject.keywordAuthorDC magnetron sputtering-
dc.subject.keywordAuthorlow temperature-
dc.subject.keywordAuthorpolycrystalline GeSn-
dc.relation.journalResearchAreaEngineering-
dc.relation.journalResearchAreaPhysics-
dc.relation.journalWebOfScienceCategoryEngineering, Electrical & Electronic-
dc.relation.journalWebOfScienceCategoryPhysics, Applied-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
dc.description.journalRegisteredClasskci-
Files in This Item
There are no files associated with this item.
Appears in
Collections
IT융합대학 > 전자공학과 > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Cho, Seong Jae photo

Cho, Seong Jae
IT (Major of Electronic Engineering)
Read more

Altmetrics

Total Views & Downloads

BROWSE