Detailed Information

Cited 10 time in webofscience Cited 11 time in scopus
Metadata Downloads

Design and analysis of nanowire p-type MOSFET coaxially having silicon core and germanium peripheral channel

Full metadata record
DC Field Value Language
dc.contributor.authorYu, Eunseon-
dc.contributor.authorCho, Seongjae-
dc.date.available2020-02-27T23:45:03Z-
dc.date.created2020-02-07-
dc.date.issued2016-11-
dc.identifier.issn0021-4922-
dc.identifier.urihttps://scholarworks.bwise.kr/gachon/handle/2020.sw.gachon/7725-
dc.description.abstractIn this work, a nanowire p-type metal-oxide-semiconductor field-effect transistor (PMOSFET) coaxially having a Si core and a Ge peripheral channel is designed and characterized by device simulations. Owing to the high hole mobility of Ge, the device can be utilized for high-speed CMOS integrated circuits, with the effective confinement of mobile holes in Ge by the large valence band offset between Si and Ge. Source/drain doping concentrations and the ratio between the Si core and Ge channel thicknesses are determined. On the basis of the design results, the channel length is aggressively scaled down by evaluating the primary DC parameters in order to confirm device scalability and low-power applicability in sub-10-nm technology nodes. (C) 2016 The Japan Society of Applied Physics-
dc.language영어-
dc.language.isoen-
dc.publisherIOP PUBLISHING LTD-
dc.relation.isPartOfJAPANESE JOURNAL OF APPLIED PHYSICS-
dc.subjectROOM-TEMPERATURE ELECTROLUMINESCENCE-
dc.subjectGE-CONDENSATION TECHNIQUE-
dc.subjectON-INSULATOR-
dc.subjectSTRAINED SI-
dc.subjectHIGH-PERFORMANCE-
dc.subjectDRIFT VELOCITY-
dc.subjectFABRICATION-
dc.subjectELECTRON-
dc.subjectCMOS-
dc.titleDesign and analysis of nanowire p-type MOSFET coaxially having silicon core and germanium peripheral channel-
dc.typeArticle-
dc.type.rimsART-
dc.description.journalClass1-
dc.identifier.wosid000386045500001-
dc.identifier.doi10.7567/JJAP.55.114001-
dc.identifier.bibliographicCitationJAPANESE JOURNAL OF APPLIED PHYSICS, v.55, no.11-
dc.identifier.scopusid2-s2.0-84994786361-
dc.citation.titleJAPANESE JOURNAL OF APPLIED PHYSICS-
dc.citation.volume55-
dc.citation.number11-
dc.contributor.affiliatedAuthorYu, Eunseon-
dc.contributor.affiliatedAuthorCho, Seongjae-
dc.type.docTypeArticle-
dc.subject.keywordPlusROOM-TEMPERATURE ELECTROLUMINESCENCE-
dc.subject.keywordPlusGE-CONDENSATION TECHNIQUE-
dc.subject.keywordPlusON-INSULATOR-
dc.subject.keywordPlusSTRAINED SI-
dc.subject.keywordPlusHIGH-PERFORMANCE-
dc.subject.keywordPlusDRIFT VELOCITY-
dc.subject.keywordPlusFABRICATION-
dc.subject.keywordPlusELECTRON-
dc.subject.keywordPlusCMOS-
dc.relation.journalResearchAreaPhysics-
dc.relation.journalWebOfScienceCategoryPhysics, Applied-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
Files in This Item
There are no files associated with this item.
Appears in
Collections
IT융합대학 > 전자공학과 > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Cho, Seong Jae photo

Cho, Seong Jae
IT (Major of Electronic Engineering)
Read more

Altmetrics

Total Views & Downloads

BROWSE