Prediction of a two-transistor vertical QNOT gate
- Authors
- Han, H.; Kim, C.-H.
- Issue Date
- Nov-2020
- Publisher
- MDPI AG
- Keywords
- 3-D integration; Multi-valued logic; QNOT gate; Quaternary inverter; Semiconductor device simulation
- Citation
- Applied Sciences (Switzerland), v.10, no.21, pp.1 - 7
- Journal Title
- Applied Sciences (Switzerland)
- Volume
- 10
- Number
- 21
- Start Page
- 1
- End Page
- 7
- URI
- https://scholarworks.bwise.kr/gachon/handle/2020.sw.gachon/79141
- DOI
- 10.3390/app10217597
- ISSN
- 2076-3417
- Abstract
- A new design of quaternary inverter (QNOT gate) is proposed by means of finite-element simulation. Traditionally, increasing the number of data levels in digital logic circuits was achieved by increasing the number of transistors. Our QNOT gate consists of only two transistors, resembling the binary complementary metal-oxide-semiconductor (CMOS) inverter, yet the two additional levels are generated by controlling the charge-injection barrier and electrode overlap. Furthermore, these two transistors are stacked vertically, meaning that the entire footprint only consumes the area of one single transistor. We explore several key geometrical and material parameters in a series of simulations to show how to systematically modulate and optimize the quaternary logic behaviors. © 2020 by the authors. Licensee MDPI, Basel, Switzerland.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - IT융합대학 > 전자공학과 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/gachon/handle/2020.sw.gachon/79141)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.