Realization of Inverter and Logic Circuit Using Amorphous Si-In-Zn-O Thin Film Transistor
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, Ji Won | - |
dc.contributor.author | Lee, Sang Yeol | - |
dc.date.accessioned | 2021-09-13T00:43:14Z | - |
dc.date.available | 2021-09-13T00:43:14Z | - |
dc.date.created | 2021-08-16 | - |
dc.date.issued | 2021-10 | - |
dc.identifier.issn | 1229-7607 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/gachon/handle/2020.sw.gachon/82109 | - |
dc.description.abstract | Depletion load type of logic circuits using only n-type amorphous Si-In-Zn-O (a-SIZO) as channel material have been fabricated and used to analyze the threshold voltage (V-TH) with respect to the a-SIZO channel thickness. The channel thickness was controlled by varying the deposition time. As channel thickness increased from 30 to 45 nm, V-TH, on current, field effect mobility changed from 0.86 to 0.39 V, 9.30 x-10(-5) A-1.10 x-10(-4) A, and 4.36-6.98 cm(2)/V s, respectively. Inverter behavior has been extracted by voltage transfer curve by applying the V-DD from 1 to 5 V. The voltage gain of inverter was obtained as 0.90 at V-DD = 5 V. It was also confirmed that n-type based NAND thin film circuit works exactly same as the truth table. This simple fabrication method of amorphous oxide semiconductor thin film logic circuit could provide the possibility that we can make the inverter despite the small difference in V-TH. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | Korean Institute of Electrical and Electronic Material Engineers | - |
dc.relation.isPartOf | Transactions on Electrical and Electronic Materials | - |
dc.title | Realization of Inverter and Logic Circuit Using Amorphous Si-In-Zn-O Thin Film Transistor | - |
dc.type | Article | - |
dc.type.rims | ART | - |
dc.description.journalClass | 1 | - |
dc.identifier.wosid | 000683647000001 | - |
dc.identifier.doi | 10.1007/s42341-021-00355-8 | - |
dc.identifier.bibliographicCitation | Transactions on Electrical and Electronic Materials, v.22, no.5, pp.598 - 602 | - |
dc.identifier.kciid | ART002766800 | - |
dc.description.isOpenAccess | N | - |
dc.identifier.scopusid | 2-s2.0-85112168599 | - |
dc.citation.endPage | 602 | - |
dc.citation.startPage | 598 | - |
dc.citation.title | Transactions on Electrical and Electronic Materials | - |
dc.citation.volume | 22 | - |
dc.citation.number | 5 | - |
dc.contributor.affiliatedAuthor | Kim, Ji Won | - |
dc.contributor.affiliatedAuthor | Lee, Sang Yeol | - |
dc.type.docType | Article; Early Access | - |
dc.subject.keywordAuthor | Amorphous | - |
dc.subject.keywordAuthor | Logic circuit | - |
dc.subject.keywordAuthor | Thin film transistor | - |
dc.subject.keywordAuthor | Channel thickness | - |
dc.subject.keywordPlus | ROOM-TEMPERATURE FABRICATION | - |
dc.subject.keywordPlus | ELECTRICAL PERFORMANCE | - |
dc.subject.keywordPlus | CHANNEL THICKNESS | - |
dc.subject.keywordPlus | OXIDE SEMICONDUCTOR | - |
dc.subject.keywordPlus | STABILITY | - |
dc.relation.journalResearchArea | Materials Science | - |
dc.relation.journalWebOfScienceCategory | Materials Science, Multidisciplinary | - |
dc.description.journalRegisteredClass | scopus | - |
dc.description.journalRegisteredClass | kci | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
1342, Seongnam-daero, Sujeong-gu, Seongnam-si, Gyeonggi-do, Republic of Korea(13120)031-750-5114
COPYRIGHT 2020 Gachon University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.