Analysis of Grain Boundary Dependent Memory Characteristics in Poly-Si One-Transistor Dynamic Random-Access Memory
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Yoo, Songyi | - |
dc.contributor.author | Kang, In-Man | - |
dc.contributor.author | Cho, Sung-Jae | - |
dc.contributor.author | Sun, Wookyung | - |
dc.contributor.author | Shin, Hyungsoon | - |
dc.date.accessioned | 2021-12-31T01:40:52Z | - |
dc.date.available | 2021-12-31T01:40:52Z | - |
dc.date.created | 2021-12-31 | - |
dc.date.issued | 2021-08 | - |
dc.identifier.issn | 1533-4880 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/gachon/handle/2020.sw.gachon/83047 | - |
dc.description.abstract | A capacitorless one-transistor dynamic random-access memory cell with a polysilicon body (poly-Si 1T-DRAM) has a cost-effective fabrication process and allows a three-dimensional stacked architecture that increases the integration density of memory cells. Also, since this device uses grain boundaries (GBs) as a storage region, it can be operated as a memory cell even in a thin body device. GBs are important to the memory characteristics of poly-Si 1T-DRAM because the amount of trapped charge in the GBs determines the memory’s data state. In this paper, we report on a statistical analysis of the memory characteristics of poly-Si 1T-DRAM cells according to the number and location of GBs using TCAD simulation. As the number of GBs increases, the sensing margin and retention time of memory cells deteriorate due to increasing trapped electron charge. Also, “0” state current increases and memory performance degrades in cells where all GBs are adjacent to the source or drain junction side in a strong electric field. These results mean that in poly-Si 1T-DRAM design, the number and location of GBs in a channel should be considered for optimal memory performance. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | AMER SCIENTIFIC PUBLISHERS | - |
dc.relation.isPartOf | JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY | - |
dc.title | Analysis of Grain Boundary Dependent Memory Characteristics in Poly-Si One-Transistor Dynamic Random-Access Memory | - |
dc.type | Article | - |
dc.type.rims | ART | - |
dc.description.journalClass | 1 | - |
dc.identifier.doi | 10.1166/jnn.2021.19389 | - |
dc.identifier.bibliographicCitation | JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, v.21, no.8, pp.4216 - 4222 | - |
dc.description.isOpenAccess | N | - |
dc.citation.endPage | 4222 | - |
dc.citation.startPage | 4216 | - |
dc.citation.title | JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY | - |
dc.citation.volume | 21 | - |
dc.citation.number | 8 | - |
dc.contributor.affiliatedAuthor | Cho, Sung-Jae | - |
dc.subject.keywordAuthor | 1T-DRAM | - |
dc.subject.keywordAuthor | Capacitorless One-Transistor Dynamic Random-Access Memory | - |
dc.subject.keywordAuthor | Grain Boundary | - |
dc.subject.keywordAuthor | Location of Grain Boundaries (GBS) | - |
dc.subject.keywordAuthor | Number of Grain Boundaries (GBs) | - |
dc.subject.keywordAuthor | Polysilicon | - |
dc.description.journalRegisteredClass | other | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
1342, Seongnam-daero, Sujeong-gu, Seongnam-si, Gyeonggi-do, Republic of Korea(13120)031-750-5114
COPYRIGHT 2020 Gachon University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.