A Single-Amplifier Dual-Residue Pipelined-SAR ADC
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Seo, Min-Jae | - |
dc.date.accessioned | 2022-03-07T05:40:10Z | - |
dc.date.available | 2022-03-07T05:40:10Z | - |
dc.date.created | 2022-03-06 | - |
dc.date.issued | 2021-02 | - |
dc.identifier.issn | 2079-9292 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/gachon/handle/2020.sw.gachon/83648 | - |
dc.description.abstract | This work presents a 12 bit 200 MS/s dual-residue pipelined successive approximation registers (SAR) analog-to-digital converter (ADC) with a single open-loop residue amplifier (RA). By using the inherent characteristics of the SAR conversion scheme, the proposed ADC sequentially generates two residue levels from the single RA, which eliminates the need for inter-stage gain-matching calibration. To convert the sequentially generated the two residues, a capacitive interpolating SAR ADC (I-SAR ADC) is also proposed. The I-SAR ADC is very compact because it consists of the one comparator, a CDAC, and control logic like a conventional SAR ADC. In addition, the I-SAR ADC needs no static power dissipation for the residue interpolation. A prototype ADC fabricated in a 40 nm CMOS technology occupies an active area of 0.026 mm(2). At a 200 MS/s sampling-rate with the Nyquist input, the ADC achieves an SNDR (Signal-to-Noise distortion ratio) of 62.1 dB and 67.1 dB SFDR (Spurious-Free Dynamic Range), respectively. The total power consumed is 3.9 mW under a 0.9 V supply. Without any inter-stage mismatch calibration, the ADC achieve Walden Figure-of-Merit (FoM) of 19.0 fJ/conversion-step. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | MDPI | - |
dc.relation.isPartOf | ELECTRONICS | - |
dc.title | A Single-Amplifier Dual-Residue Pipelined-SAR ADC | - |
dc.type | Article | - |
dc.type.rims | ART | - |
dc.description.journalClass | 1 | - |
dc.identifier.wosid | 000623374700001 | - |
dc.identifier.doi | 10.3390/electronics10040421 | - |
dc.identifier.bibliographicCitation | ELECTRONICS, v.10, no.4, pp.1 - 14 | - |
dc.description.isOpenAccess | N | - |
dc.identifier.scopusid | 2-s2.0-85100535437 | - |
dc.citation.endPage | 14 | - |
dc.citation.startPage | 1 | - |
dc.citation.title | ELECTRONICS | - |
dc.citation.volume | 10 | - |
dc.citation.number | 4 | - |
dc.contributor.affiliatedAuthor | Seo, Min-Jae | - |
dc.type.docType | Article | - |
dc.subject.keywordAuthor | high speed and high resolution | - |
dc.subject.keywordAuthor | low power | - |
dc.subject.keywordAuthor | successive-approximation-register (SAR) | - |
dc.subject.keywordAuthor | analog-to-digital converter (ADC) | - |
dc.subject.keywordAuthor | pipelined-SAR architecture | - |
dc.subject.keywordAuthor | open-loop residue amplifier | - |
dc.subject.keywordAuthor | dual-residue | - |
dc.subject.keywordAuthor | calibration-free | - |
dc.subject.keywordAuthor | inter-stage mismatch | - |
dc.subject.keywordAuthor | capacitive interpolation | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Information Systems | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
1342, Seongnam-daero, Sujeong-gu, Seongnam-si, Gyeonggi-do, Republic of Korea(13120)031-750-5114
COPYRIGHT 2020 Gachon University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.