1T DRAM with Raised SiGe Quantum Well for Sensing Margin Improvement
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Si-Won | - |
dc.contributor.author | Cho, Seongjae | - |
dc.contributor.author | Cho, Il Hwan | - |
dc.contributor.author | Kim, Garam | - |
dc.date.accessioned | 2023-05-24T01:40:41Z | - |
dc.date.available | 2023-05-24T01:40:41Z | - |
dc.date.created | 2023-02-27 | - |
dc.date.issued | 2023-02 | - |
dc.identifier.issn | 1598-1657 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/gachon/handle/2020.sw.gachon/87986 | - |
dc.description.abstract | In this paper, a novel one-transistor dynamic random-access memory (1T DRAM) with a raised SiGe quantum well (QW) under one gate in the double-gate (DG) structure is proposed. The proposed structure can improve the poor performance of the retention time and sensing margin which is the problem of the conventional 1T DRAM. In write operation, the performance is improved through the band to band tunneling (BTBT) between body and drain and through valence band offset between SiGe and Si. Also by utilizing the physical barrier of oxide, read “1” retention time can be increased. The fabrication process is also proposed. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | 대한전자공학회 | - |
dc.relation.isPartOf | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | - |
dc.title | 1T DRAM with Raised SiGe Quantum Well for Sensing Margin Improvement | - |
dc.type | Article | - |
dc.type.rims | ART | - |
dc.description.journalClass | 1 | - |
dc.identifier.wosid | 000976612600007 | - |
dc.identifier.doi | 10.5573/JSTS.2023.23.1.64 | - |
dc.identifier.bibliographicCitation | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, v.23, no.1, pp.64 - 70 | - |
dc.identifier.kciid | ART002931357 | - |
dc.description.isOpenAccess | N | - |
dc.identifier.scopusid | 2-s2.0-85150363432 | - |
dc.citation.endPage | 70 | - |
dc.citation.startPage | 64 | - |
dc.citation.title | JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE | - |
dc.citation.volume | 23 | - |
dc.citation.number | 1 | - |
dc.contributor.affiliatedAuthor | Cho, Seongjae | - |
dc.type.docType | Article | - |
dc.subject.keywordAuthor | One-transistor (1T) dynamic random-access memory (DRAM) | - |
dc.subject.keywordAuthor | sensing margin | - |
dc.subject.keywordAuthor | technology computer-aided design (TCAD) | - |
dc.subject.keywordPlus | LOW-POWER | - |
dc.subject.keywordPlus | GATE | - |
dc.subject.keywordPlus | TRANSISTOR | - |
dc.subject.keywordPlus | TECHNOLOGY | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.description.journalRegisteredClass | kci | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
1342, Seongnam-daero, Sujeong-gu, Seongnam-si, Gyeonggi-do, Republic of Korea(13120)031-750-5114
COPYRIGHT 2020 Gachon University All Rights Reserved.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.