Effects of Grain Size on the Electrical Characteristics of Three-Dimensional NAND Flash Memory Devices
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Jun Gyu | - |
dc.contributor.author | KIM, TAE WHAN | - |
dc.date.accessioned | 2021-08-02T10:52:14Z | - |
dc.date.available | 2021-08-02T10:52:14Z | - |
dc.date.created | 2021-05-12 | - |
dc.date.issued | 2019-10 | - |
dc.identifier.issn | 1533-4880 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/12436 | - |
dc.description.abstract | Polysilicon is commonly used as the channel in three-dimensional (3D) NAND flash memory devices. However, degradation of device performance due to grain boundary traps in the channel is a major issue. The saturation on-current level, threshold voltage (V-th), and electron density of 3D NAND flash memory devices with randomly generated grain boundaries were investigated by using three-dimensional technology computer-aided design (TCAD) simulation. The device performance tended to degrade with an increasing number of grains, and the direction of the grains significantly affected the device performance. The large decrease in the electron density of the channel region due to the direction of the grains can be explained according to the formation of the depletion region. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | AMER SCIENTIFIC PUBLISHERS | - |
dc.title | Effects of Grain Size on the Electrical Characteristics of Three-Dimensional NAND Flash Memory Devices | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | KIM, TAE WHAN | - |
dc.identifier.doi | 10.1166/jnn.2019.17015 | - |
dc.identifier.wosid | 000466046800040 | - |
dc.identifier.bibliographicCitation | JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, v.19, no.10, pp.6202 - 6205 | - |
dc.relation.isPartOf | JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY | - |
dc.citation.title | JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY | - |
dc.citation.volume | 19 | - |
dc.citation.number | 10 | - |
dc.citation.startPage | 6202 | - |
dc.citation.endPage | 6205 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.relation.journalResearchArea | Chemistry | - |
dc.relation.journalResearchArea | Science & Technology - Other Topics | - |
dc.relation.journalResearchArea | Materials Science | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Chemistry, Multidisciplinary | - |
dc.relation.journalWebOfScienceCategory | Nanoscience & Nanotechnology | - |
dc.relation.journalWebOfScienceCategory | Materials Science, Multidisciplinary | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.relation.journalWebOfScienceCategory | Physics, Condensed Matter | - |
dc.subject.keywordPlus | BOUNDARY TRAPS | - |
dc.subject.keywordPlus | IMPROVEMENT | - |
dc.subject.keywordAuthor | Vertical NAND Flash Memory | - |
dc.subject.keywordAuthor | Polysilicon Channel | - |
dc.subject.keywordAuthor | Charge Trapping Layer | - |
dc.subject.keywordAuthor | Threshold Voltage Shift | - |
dc.identifier.url | https://www.ingentaconnect.com/content/asp/jnn/2019/00000019/00000010/art00039 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.