Enhancement of the Electrical Characteristics for 3D NAND Flash Memory Devices Due to a Modified Cell Structure in the Gate Region
- Authors
- Lee, Yeon Gyu; Jung, Hyun Soo; KIM, TAE WHAN
- Issue Date
- Oct-2019
- Publisher
- AMER SCIENTIFIC PUBLISHERS
- Keywords
- 3D NAND Flash Memory Devices; V-pass Interference; Electricfield; Inversion Layer
- Citation
- JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, v.19, no.10, pp.6148 - 6151
- Indexed
- SCIE
- Journal Title
- JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY
- Volume
- 19
- Number
- 10
- Start Page
- 6148
- End Page
- 6151
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/12437
- DOI
- 10.1166/jnn.2019.17017
- ISSN
- 1533-4880
- Abstract
- The effect of a modified cell structure in the gate region on the electrical characteristics of three-dimensional (3D) NAND flash memory devices was investigated by using a technology computer-aided design simulation. The interference in the memory devices induced by the pass voltage (V-pass) was significantly affected depending on the cell size. The V-pass interference of 3D NAND flash memory device with a modified cell structure was reduced due to an increase in the electron density of the inversion layer in comparison with conventional 3D flash memory devices, and their program operation was enhanced by the increased electric field. Furthermore, the program/erase margin of the proposed 3D NAND flash memory device was 15% larger than that of the conventional 3D NAND flash memory device.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.