GaN HEMT의 안정적 구동을 위한 수직 격자 루프 구조의 기생 인덕턴스 저감 설계 기법Parasitic Inductance Reduction Design Method of Vertical Lattice Loop Structure for Stable Driving of GaN HEMT
- Other Titles
- Parasitic Inductance Reduction Design Method of Vertical Lattice Loop Structure for Stable Driving of GaN HEMT
- Authors
- 양시석; 소재환; 민성수; 김래영
- Issue Date
- Jun-2020
- Publisher
- 전력전자학회
- Keywords
- GaN; Parasitic inductance; PCB layout; Flux cancellation
- Citation
- 전력전자학회 논문지, v.25, no.3, pp.195 - 203
- Indexed
- KCI
- Journal Title
- 전력전자학회 논문지
- Volume
- 25
- Number
- 3
- Start Page
- 195
- End Page
- 203
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/145550
- DOI
- 10.6113/TKPE.2020.25.3.195
- ISSN
- 1229-2214
- Abstract
- This paper presents a parasitic inductance reduction design method for the stable driving of GaN HEMT. To reduce the parasitic inductance, we propose a vertical lattice loop structure with multiple loops that is not affected by the GaN HEMT package. The proposed vertical lattice loop structure selects the reference loop and designs the same loop as the reference loop by layering. The design reverses the current direction of adjacent current paths, increasing magnetic flux cancellation to reduce parasitic inductance. In this study, we validate the effectiveness of the parasitic inductance reduction method of the proposed vertical lattice loop structure.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 전기공학전공 > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.