A Mixed-Signal RISC-V Signal Analysis SoC Generator With a 16-nm FinFET Instance
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Bailey, Steven | - |
dc.contributor.author | Rigge, Paul | - |
dc.contributor.author | Han, Jae duk | - |
dc.contributor.author | Lin, Richard | - |
dc.contributor.author | Chang, Eric Y | - |
dc.contributor.author | Mao, Howard | - |
dc.contributor.author | Wang, Zhongkai | - |
dc.contributor.author | Markley, Chick | - |
dc.contributor.author | Izraelevitz, Adam M. | - |
dc.contributor.author | Wang, Angie | - |
dc.contributor.author | Narevsky, Nathan | - |
dc.contributor.author | Bae, Woorham | - |
dc.contributor.author | Shauck, Steve | - |
dc.contributor.author | Montano, Sergio | - |
dc.contributor.author | Norsworthy, Justin | - |
dc.contributor.author | Razzaque, Munir | - |
dc.contributor.author | Ma, Wen Hau | - |
dc.contributor.author | Lentiro, Akalu | - |
dc.contributor.author | Doerflein, Matthew | - |
dc.contributor.author | Heckendorn, Darin | - |
dc.contributor.author | McGrath, Jim | - |
dc.contributor.author | DeSeta, Franco | - |
dc.contributor.author | Shoham, Ronen | - |
dc.contributor.author | Stellfox, Mike | - |
dc.contributor.author | Snowden, Mark | - |
dc.contributor.author | Cole, Joseph | - |
dc.contributor.author | Fuhrman, Daniel R. | - |
dc.contributor.author | Richards, Brian | - |
dc.contributor.author | Bachrach, Jonathan | - |
dc.contributor.author | Alon, Elad | - |
dc.contributor.author | Nikolic, Borivoje | - |
dc.date.accessioned | 2022-07-09T03:36:24Z | - |
dc.date.available | 2022-07-09T03:36:24Z | - |
dc.date.created | 2021-05-14 | - |
dc.date.issued | 2019-10 | - |
dc.identifier.issn | 0018-9200 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/146920 | - |
dc.description.abstract | This paper demonstrates a signal analysis system-on-chip (SoC) consisting of a general-purpose RISC-V core with vector extensions and a fixed-function signal-processing accelerator. Both the application core and the accelerators are design instances produced through an agile design-space exploration process by generators that allow for a wide range of parameter configurations. The signal processing chain consists of generated instances of a time-interleaved analog-to-digital converter (ADC) followed by a digital tuner, a finite-impulse response (FIR) filter, a polyphase filter, and a fast Fourier transform (FFT) all connected to the five-stage, in-order RISC-V Rocket processor via an AXI4 bus. The generator-based design methodology is detailed, along with the agile design process of producing the fabricated design instance. The 5 mm x 5 mm chip is implemented in a 16-nm FinFET process and operates at 410 MHz at 750 mV drawing 600 mW. Presented applications show coupled functionality of the application processor and accelerator performing spectrometry and radar receive processing, and a comparison with other state-of-the-art application-specific integrated circuits (ASICs) proves that generators can produce performance-competitive designs. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | A Mixed-Signal RISC-V Signal Analysis SoC Generator With a 16-nm FinFET Instance | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Han, Jae duk | - |
dc.identifier.doi | 10.1109/JSSC.2019.2924090 | - |
dc.identifier.scopusid | 2-s2.0-85072760270 | - |
dc.identifier.wosid | 000489758000015 | - |
dc.identifier.bibliographicCitation | IEEE JOURNAL OF SOLID-STATE CIRCUITS, v.54, no.10, pp.2786 - 2801 | - |
dc.relation.isPartOf | IEEE JOURNAL OF SOLID-STATE CIRCUITS | - |
dc.citation.title | IEEE JOURNAL OF SOLID-STATE CIRCUITS | - |
dc.citation.volume | 54 | - |
dc.citation.number | 10 | - |
dc.citation.startPage | 2786 | - |
dc.citation.endPage | 2801 | - |
dc.type.rims | ART | - |
dc.type.docType | 정기학술지(Article(Perspective Article포함)) | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | BANDWIDTH | - |
dc.subject.keywordAuthor | Agile hardware design | - |
dc.subject.keywordAuthor | analog-to-digital converter (ADC) | - |
dc.subject.keywordAuthor | CMOS | - |
dc.subject.keywordAuthor | fast Fourier transform | - |
dc.subject.keywordAuthor | filter | - |
dc.subject.keywordAuthor | FinFET | - |
dc.subject.keywordAuthor | generators | - |
dc.subject.keywordAuthor | radar signal processing | - |
dc.subject.keywordAuthor | spectrometer | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/8765410 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.