PREDICTION OF TIMES-TO-FAILURE OF SEMICONDUCTOR CHIPS USING VMIN DATA
- Authors
- Lee, Heejung; Lee, Dong-Hee
- Issue Date
- 2019
- Publisher
- UNIV CINCINNATI INDUSTRIAL ENGINEERING
- Keywords
- accelerated life testing; times-to-failure; semiconductor
- Citation
- INTERNATIONAL JOURNAL OF INDUSTRIAL ENGINEERING-THEORY APPLICATIONS AND PRACTICE, v.26, no.1, pp.83 - 91
- Indexed
- SCIE
SCOPUS
- Journal Title
- INTERNATIONAL JOURNAL OF INDUSTRIAL ENGINEERING-THEORY APPLICATIONS AND PRACTICE
- Volume
- 26
- Number
- 1
- Start Page
- 83
- End Page
- 91
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/148662
- ISSN
- 1072-4761
- Abstract
- Accelerated Life Testing (ALT) aims at predicting times-to-failure under normal operating condition. The prediction requires times-to-failure data under ALT operation conditions, however, it is difficult to obtain the times-to-failure data of semiconductor chips when only few failures occur. In this regard, we attempt to predict times-to-failure of semiconductor chips by using Vmin data. Since Vmin are measured for all of tested chips regardless of failure, we can predict times-to-failure for all of the chips. The proposed method is more informative and robust than the traditional life data approach in that all of the tested semiconductor chips participate in the life prediction process.
회의: 7th Asia-Pacific International Symposium on Advanced Reliability and Maintenance Modeling (APARM)
위치: Seoul, SOUTH KOREA
날짜: 2016
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - 서울 산업융합학부 > 서울 산업융합학부 > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.