Optimizing a FPGA-based neural accelerator for small IoT devices
- Authors
- Hong, Seongmin; Lee, Inho; Park, Yongjun
- Issue Date
- Apr-2018
- Publisher
- Institute of Electrical and Electronics Engineers Inc.
- Keywords
- Accelerator; FPGA; Neural networks; Quantization
- Citation
- International Conference on Electronics, Information and Communication, ICEIC 2018, v.2018-January, pp.1 - 2
- Indexed
- SCOPUS
- Journal Title
- International Conference on Electronics, Information and Communication, ICEIC 2018
- Volume
- 2018-January
- Start Page
- 1
- End Page
- 2
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/150324
- DOI
- 10.23919/ELINFOCOM.2018.8330546
- ISSN
- 0000-0000
- Abstract
- As neural networks have been widely used for machine-learning algorithms such as image recognition, to design efficient neural accelerators has recently become more important. However, designing neural accelerators is generally difficult because of their high memory storage requirement. In this paper, we propose an area-and-power efficient neural accelerator for small IoT devices, using 4-bit fixed-point weights through quantization technique. The proposed neural accelerator is trained through the TensorFlow infrastructure and the weight data is optimized in order to reduce the overhead of high weight memory requirement. Our FPGA-based design achieves 97.44% accuracy with MNIST 10,000 test images.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 컴퓨터소프트웨어학부 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/150324)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.