Detailed Information

Cited 2 time in webofscience Cited 2 time in scopus
Metadata Downloads

Thin Si wafer substrate bonding and de-bonding below 250 degrees C for the monolithic 3D integration

Full metadata record
DC Field Value Language
dc.contributor.authorJeon, Yu-Rim-
dc.contributor.authorHan, Hoonhee-
dc.contributor.authorChoi, Changhwan-
dc.date.accessioned2021-08-02T12:53:57Z-
dc.date.available2021-08-02T12:53:57Z-
dc.date.created2021-05-12-
dc.date.issued2018-10-
dc.identifier.issn0924-4247-
dc.identifier.urihttps://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/16034-
dc.description.abstractWe studied low temperature (<250 degrees C) transfer of 8 in. full sized thin Si wafer layer on the SiO2/Si substrate without any wafer flip up/down and subsequent high temperature process. This method includes temporary bonding of carrier wafer with bonding material at 200 degrees C, grinding or etching substrate, and transfer layer at 250 degrees C. Thickness values of transferred thin Si layer using bulk Si and silicon-on-insulator (SOI) wafer substrates are 87 mu m and 216 nm on the SiO2/Si substrate, respectively. Plasma treatment under N-2 and O-2 mixture ambient assisting to form hydrophilic surface was carried out during bonding process and enhanced bonding strength was confirmed by contact angle measurement. Our wafer bonding process can be feasible to form various monolithic 3D devices due to thin Si layer transfer and low temperature process.-
dc.language영어-
dc.language.isoen-
dc.publisherELSEVIER SCIENCE SA-
dc.titleThin Si wafer substrate bonding and de-bonding below 250 degrees C for the monolithic 3D integration-
dc.typeArticle-
dc.contributor.affiliatedAuthorChoi, Changhwan-
dc.identifier.doi10.1016/j.sna.2018.08.041-
dc.identifier.scopusid2-s2.0-85053208271-
dc.identifier.wosid000447476300024-
dc.identifier.bibliographicCitationSENSORS AND ACTUATORS A-PHYSICAL, v.281, pp.222 - 228-
dc.relation.isPartOfSENSORS AND ACTUATORS A-PHYSICAL-
dc.citation.titleSENSORS AND ACTUATORS A-PHYSICAL-
dc.citation.volume281-
dc.citation.startPage222-
dc.citation.endPage228-
dc.type.rimsART-
dc.type.docTypeArticle-
dc.description.journalClass1-
dc.description.isOpenAccessN-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
dc.relation.journalResearchAreaEngineering-
dc.relation.journalResearchAreaInstruments & Instrumentation-
dc.relation.journalWebOfScienceCategoryEngineering, Electrical & Electronic-
dc.relation.journalWebOfScienceCategoryInstruments & Instrumentation-
dc.subject.keywordPlusSILICON-
dc.subject.keywordPlusPERFORMANCE-
dc.subject.keywordAuthorDirect bonding-
dc.subject.keywordAuthorDe-bonding-
dc.subject.keywordAuthorLow temperature-
dc.subject.keywordAuthorMonolithic 3D-
dc.subject.keywordAuthorLayer transfer-
dc.identifier.urlhttps://www.sciencedirect.com/science/article/pii/S0924424718306976?via%3Dihub-
Files in This Item
Go to Link
Appears in
Collections
서울 공과대학 > 서울 신소재공학부 > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Choi, Chang hwan photo

Choi, Chang hwan
COLLEGE OF ENGINEERING (SCHOOL OF MATERIALS SCIENCE AND ENGINEERING)
Read more

Altmetrics

Total Views & Downloads

BROWSE