Research of Bulk Erase Operation in Vertical Three-Dimensional Cell Array Architecture
- Authors
- Yang, Hyung-jun; Lee, Gae-hun; Kim, Kyeong-rok; Song, Yun-heub
- Issue Date
- Apr-2013
- Publisher
- IOP PUBLISHING LTD
- Citation
- JAPANESE JOURNAL OF APPLIED PHYSICS, v.52, no.4, pp.1 - 4
- Indexed
- SCIE
SCOPUS
- Journal Title
- JAPANESE JOURNAL OF APPLIED PHYSICS
- Volume
- 52
- Number
- 4
- Start Page
- 1
- End Page
- 4
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/163103
- DOI
- 10.7567/JJAP.52.04CD14
- ISSN
- 0021-4922
- Abstract
- A bit-cost scalable (BiCS) NAND flash memory with a bulk erasing method is investigated in view of cell characteristics and uniformity. The proposed cell array has an additional electrode layer for a bulk erase operation in the middle of a vertical channel string cell. Here, under a bias condition of 20 V, a programming threshold voltage of 4.2 V at 1 ms and an erasing threshold voltage of Vth = -1.5 V at 10 ms are confirmed, which is acceptable for flash memories. Furthermore, the shielding transistor close to an erase electrode is also investigated, which gives better erase characteristics for the cells adjacent to the erase electrode. From this result, we expect that a bulk erasable-BiCS technology with a shielding transistor can be a candidate three-dimensional (3D) NAND flash memory.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/163103)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.