Cited 0 time in
A Study of Sputtered TiN Gate Electrode Etching with Various Wet Chemicals and Post Etch Annealing for Complementary Metal-Oxide-Semiconductor Device Integration Applications
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Heo, Seung Chan | - |
| dc.contributor.author | Yoo, Dongjun | - |
| dc.contributor.author | Choi, Moon Suk | - |
| dc.contributor.author | Kim, Dohyung | - |
| dc.contributor.author | Chung, Chulwon | - |
| dc.contributor.author | Choi, Changhwan | - |
| dc.date.accessioned | 2022-07-16T13:28:05Z | - |
| dc.date.available | 2022-07-16T13:28:05Z | - |
| dc.date.issued | 2012-10 | - |
| dc.identifier.issn | 0021-4922 | - |
| dc.identifier.issn | 1347-4065 | - |
| dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/164542 | - |
| dc.description.abstract | Wet chemicals for etching sputtered TiN metal gate and post etch annealing on HfO2 and HfSiON gate dielectrics were studied with metal-oxide-semiconductor devices. Various wet solutions such as SC1 (NH4/H2O2/H2O = 1 : 2 : 5), SPM (H2SO4/H2O2 = 10 : 1), and H2O2 were employed to etch the sputtered TiN. Difference in equivalent oxide thickness (EOT) is negligible among etchants while the lowest leakage current density (J(g)) is attained with only SPM solution. Even though SPM treatment shows relative poor surface morphologies compared to H2O2 process, difference in J(g) is mainly affected by the amount of absorbed Ti into high-k gate dielectrics during wet etch process. Lower J(g) using SPM is attributable to the reduced amount of Ti-adsorption due to additional H2SO4 acid in wet chemical solution, which is confirmed by total reflection X-ray fluorescence. Post etch annealing on high-k layer improves film qualities such as suppressed defects-less frequency dependence-and lowers J(g) further while EOT is slightly increased by about 0.2nm due to SiO2 interfacial regrowth. HfSiON gate dielectric shows stronger immunity against TiN wet etch compared with HfO2. Thus, appropriate etchant and post annealing for the selective TiN etching are carefully considered to suppress defects and J(g) for attaining complementary metal-oxide-semiconductor (CMOS) device. | - |
| dc.format.extent | 5 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | IOP Publishing Ltd | - |
| dc.title | A Study of Sputtered TiN Gate Electrode Etching with Various Wet Chemicals and Post Etch Annealing for Complementary Metal-Oxide-Semiconductor Device Integration Applications | - |
| dc.type | Article | - |
| dc.publisher.location | 영국 | - |
| dc.identifier.doi | 10.1143/JJAP.51.101203 | - |
| dc.identifier.scopusid | 2-s2.0-84867803386 | - |
| dc.identifier.wosid | 000310705700013 | - |
| dc.identifier.bibliographicCitation | Japanese Journal of Applied Physics, v.51, no.10, pp 1 - 5 | - |
| dc.citation.title | Japanese Journal of Applied Physics | - |
| dc.citation.volume | 51 | - |
| dc.citation.number | 10 | - |
| dc.citation.startPage | 1 | - |
| dc.citation.endPage | 5 | - |
| dc.type.docType | Article | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | sci | - |
| dc.description.journalRegisteredClass | scie | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.relation.journalResearchArea | Physics | - |
| dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
| dc.subject.keywordPlus | TECHNOLOGY | - |
| dc.identifier.url | https://iopscience.iop.org/article/10.1143/JJAP.51.101203 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1366
COPYRIGHT © 2024 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
