Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

다중화된 곱셈기를 이용한 델타-시그마 AD 컨버터용 디지털 데시메이션 필터

Full metadata record
DC Field Value Language
dc.contributor.author인병화-
dc.contributor.author박상규-
dc.date.accessioned2022-07-16T14:46:17Z-
dc.date.available2022-07-16T14:46:17Z-
dc.date.created2021-05-13-
dc.date.issued2012-06-
dc.identifier.urihttps://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/165246-
dc.description.abstractA hardware-effective digital decimation filter implementation used in a 16-bit delta-sigma A/D converter for audio application is described. The digital decimation filter uses multi-stage multi-rate signal processing to relax the filter design. Since the multipliers are the most hardware consuming components in digital filters, we optimized multiplier usage. This implementation is well suited for VLSI and can be applied to many other high resolution delta-sigma ADC.-
dc.language한국어-
dc.language.isoko-
dc.publisher대한전자공학회-
dc.title다중화된 곱셈기를 이용한 델타-시그마 AD 컨버터용 디지털 데시메이션 필터-
dc.title.alternativeDigital Decimation Filter for Delta-Sigma A/D Converter using Multiplexed Multiplier-
dc.typeArticle-
dc.contributor.affiliatedAuthor박상규-
dc.identifier.bibliographicCitation2012 대한전자공학회 하계학술대회, no. , pp. 33 - 35-
dc.relation.isPartOf2012 대한전자공학회 하계학술대회-
dc.citation.title2012 대한전자공학회 하계학술대회-
dc.citation.startPage33-
dc.citation.endPage35-
dc.type.rimsART-
dc.type.docTypeProceeding-
dc.description.journalClass2-
dc.description.isOpenAccessN-
dc.description.journalRegisteredClassother-
dc.identifier.urlhttp://www.dbpia.co.kr/journal/articleDetail?nodeId=NODE02274928-
Files in This Item
Go to Link
Appears in
Collections
서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Park, Sang Gyu photo

Park, Sang Gyu
COLLEGE OF ENGINEERING (SCHOOL OF ELECTRONIC ENGINEERING)
Read more

Altmetrics

Total Views & Downloads

BROWSE