Enhancement of the device characteristics for nanoscale charge trap flash memory devices utilizing a metal spacer layer
- Authors
- Kim, Hyun Woo; You, Joo Hyung; Lee, Dea Uk; Kim, Tae Whan; Lee, Keun Woo
- Issue Date
- Sep-2011
- Publisher
- IEEE
- Keywords
- charge trap flash memory; coupling ratio; fringing field; interference effect
- Citation
- International Conference on Simulation of Semiconductor Processes and Devices, SISPAD, pp.203 - 206
- Indexed
- SCOPUS
- Journal Title
- International Conference on Simulation of Semiconductor Processes and Devices, SISPAD
- Start Page
- 203
- End Page
- 206
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/167725
- DOI
- 10.1109/SISPAD.2011.6035086
- ISSN
- 0000-0000
- Abstract
- Nanoscale charge trap flash (CTF) memory devices with a metal spacer layer were designed to decrease the interference effect and to increase the fringing field effect and the coupling ratio. The optimum metal spacer depth of the memory devices was determined to enhance the device performance of the memory devices. The drain current and the threshold voltage shifts of the CTF memory devices were increased due to an increase in the fringing field and the coupling ratio resulting from the existence of the optimized metal spacer. The interference effect between neighboring cells was decreased due to the shielding of the electric field resulting from the existence of the metal spacer layer.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/167725)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.