Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

Decoder-Type Gate Driver Circuits Fabricated with Amorphous Silicon Thin-Film Transistors for Active Matrix Displays

Full metadata record
DC Field Value Language
dc.contributor.authorKim, Tae-Wook-
dc.contributor.authorPark, Gyu-Tae-
dc.contributor.authorChoi, Byong-Deok-
dc.contributor.authorHong, MunPyo-
dc.contributor.authorJang, Jin-Nyoung-
dc.contributor.authorSong, Byoung-Cheol-
dc.contributor.authorLee, Dong Hyeok-
dc.contributor.authorBae, Byung Seong-
dc.date.accessioned2022-07-16T21:30:41Z-
dc.date.available2022-07-16T21:30:41Z-
dc.date.created2021-05-12-
dc.date.issued2011-03-
dc.identifier.issn0021-4922-
dc.identifier.urihttps://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/168894-
dc.description.abstractThis paper quantitatively analyzes the signal integrity and device stability issues of gate driver circuits for active matrix displays integrated with hydrogenated amorphous silicon thin-film transistors (a-Si:H TFTs), and reveals that the clock-coupling noises and threshold voltage shift due to the DC gate bias in previous gate driver circuits can seriously affect the image quality. To resolve these problems, two types of decoder-based gate driver circuits have been proposed, that can completely avoid the floating output node to prevent the clock-coupling noises without applying the DC gate bias to all the TFTs used in the gate driver circuits. The performances and characteristics of the two proposed types of gate drivers will be discussed and compared, and the experimental results for the fabricated circuits will be presented.-
dc.language영어-
dc.language.isoen-
dc.publisherIOP PUBLISHING LTD-
dc.titleDecoder-Type Gate Driver Circuits Fabricated with Amorphous Silicon Thin-Film Transistors for Active Matrix Displays-
dc.typeArticle-
dc.contributor.affiliatedAuthorChoi, Byong-Deok-
dc.identifier.doi10.1143/JJAP.50.03CC03-
dc.identifier.wosid000288651400018-
dc.identifier.bibliographicCitationJAPANESE JOURNAL OF APPLIED PHYSICS, v.50, no.3, pp.1 - 8-
dc.relation.isPartOfJAPANESE JOURNAL OF APPLIED PHYSICS-
dc.citation.titleJAPANESE JOURNAL OF APPLIED PHYSICS-
dc.citation.volume50-
dc.citation.number3-
dc.citation.startPage1-
dc.citation.endPage8-
dc.type.rimsART-
dc.type.docTypeArticle; Proceedings Paper-
dc.description.journalClass1-
dc.description.isOpenAccessN-
dc.description.journalRegisteredClassscie-
dc.relation.journalResearchAreaPhysics-
dc.relation.journalWebOfScienceCategoryPhysics, Applied-
dc.subject.keywordPlusINSTABILITIES-
dc.subject.keywordPlusCREATION-
dc.subject.keywordPlusSHIFT-
dc.identifier.urlhttps://iopscience.iop.org/article/10.1143/JJAP.50.03CC03-
Files in This Item
Go to Link
Appears in
Collections
서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher CHOI, BYONG DEOK photo

CHOI, BYONG DEOK
COLLEGE OF ENGINEERING (SCHOOL OF ELECTRONIC ENGINEERING)
Read more

Altmetrics

Total Views & Downloads

BROWSE