Timing driven force-directed floorplanning with incremental static timing analyzer
- Authors
- Kim, Won-Jin; Ahn, Byung-Gyu; Chung, Ki Seok; Chong, Jong-Wha; Oh, Sung-Hwan
- Issue Date
- Nov-2008
- Publisher
- IEEE
- Citation
- IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS, pp.1000 - 1003
- Indexed
- SCOPUS
- Journal Title
- IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS
- Start Page
- 1000
- End Page
- 1003
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/171777
- DOI
- 10.1109/APCCAS.2008.4746193
- ISSN
- 0000-0000
- Abstract
- As nano-scale technology is widely adopted, minimizing the interconnection delay has become one of the most critical issues in designing high performance systems. To achieve fast timing closure, it is very important to estimate the interconnection delay accurately at an early design stage. In this paper, we propose a novel timing driven force-directed floorplanning technique using an efficient incremental static timing analyzer. Our proposed floorplan framework contains a fast and accurate interconnection delay estimator which is very important to obtain an excellent floorplan. The proposed timing methodology has been implemented as a part of a commercial floorplanning tool called Pillar-DP from Entasys Design Inc. We carried out experiments on several benchmarks to show the effectiveness of our approach. The experiment results show that our tool is valuable in generating a near optimal floorplan within a reasonable amount of time.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.