Memory Efficient Multi-Rate Regular LDPC Decoder for CMMB
- Authors
- Lee, So-Jin; Park, Joo-Yul; Chung, Ki-Seok
- Issue Date
- Nov-2009
- Publisher
- IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
- Keywords
- CMMB; Low Density Parity Check (LDPC) codes; Multi-rate support; Partially parallel decoder
- Citation
- IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, v.55, no.4, pp.1866 - 1874
- Indexed
- SCIE
SCOPUS
- Journal Title
- IEEE TRANSACTIONS ON CONSUMER ELECTRONICS
- Volume
- 55
- Number
- 4
- Start Page
- 1866
- End Page
- 1874
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/175945
- DOI
- 10.1109/TCE.2009.5373744
- ISSN
- 0098-3063
- Abstract
- In this paper, we propose a memory efficient multi-rate Low Density Parity Check (LDPC) decoder for China Mobile Multimedia Broadcasting (CMMB). We find the best trade-off between the performance and the circuit area by designing a partially parallel decoder which is capable of passing multiple messages in parallel. By designing an efficient address generation unit (AGU) with an index matrix, we could reduce both the amount of memory requirement and the complexity of computation. The proposed regular LDPC decoder was designed in Verilog HDL and was synthesized by Synopsys' Design Compiler using Chartered 0.18 mu m CMOS cell library. The synthesized design has the gate size of 455K (in NAND2). For the two code rates supported by CMMB, the rate-1/2 decoder has a throughput of 14.32 Mbps, and the rate-3/4 decoder has a throughput of 26.97 Mbps. Compared with a conventional LDPC for CMMB, our proposed design requires only 0.39% of the memory.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/175945)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.