A novel SoC platform based multi-IP verification and performance measurement
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Park, Joo-Yul | - |
dc.contributor.author | Lee, So-Jin | - |
dc.contributor.author | Chung, Ki Seok | - |
dc.date.accessioned | 2022-12-20T21:51:00Z | - |
dc.date.available | 2022-12-20T21:51:00Z | - |
dc.date.created | 2022-09-16 | - |
dc.date.issued | 2009-06 | - |
dc.identifier.issn | 1466-6642 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/176642 | - |
dc.description.abstract | It is well-known that in ASIC designs, verification is more difficult and time consuming than design itself. As the number of IPs in a SoC design increases, IP verification and performance validation have become the important factors in reducing time-to-market. In this paper, we propose a novel SoC platform based verification methodology which tests multiple IPs together using a single testbench. We've found that commercially available SoC platforms such as Altera Excalibur or Xilinx Virtex provide excellent environment in verifying the functionalities of mutually interactive multiple IPs with very low cost. In our methodology, embedded processor core built in the SoC device is used mainly for verification purposes and it runs a C-based testbench. The mutually interactive IPs are programmed in the FPGA device. We implement a set of tools which consists of a communication interface and a wrapper generator. Using this platform, we have verified up to five IPs together successfully, but we can verify more IPs together easily. Time and effort to verify complex IPs have been significantly reduced using this methodology. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | Inderscience Publishers | - |
dc.title | A novel SoC platform based multi-IP verification and performance measurement | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Chung, Ki Seok | - |
dc.identifier.doi | 10.1504/IJICT.2009.026435 | - |
dc.identifier.scopusid | 2-s2.0-67650242871 | - |
dc.identifier.bibliographicCitation | International Journal of Information and Communication Technology, v.2, no.1-2, pp.120 - 131 | - |
dc.relation.isPartOf | International Journal of Information and Communication Technology | - |
dc.citation.title | International Journal of Information and Communication Technology | - |
dc.citation.volume | 2 | - |
dc.citation.number | 1-2 | - |
dc.citation.startPage | 120 | - |
dc.citation.endPage | 131 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordPlus | Costs | - |
dc.subject.keywordPlus | Programmable logic controllers | - |
dc.subject.keywordPlus | System-on-chip | - |
dc.subject.keywordPlus | Verification | - |
dc.subject.keywordPlus | AMBA | - |
dc.subject.keywordPlus | Communication interface | - |
dc.subject.keywordPlus | Embedded processors | - |
dc.subject.keywordPlus | Performance measurements | - |
dc.subject.keywordPlus | Performance validation | - |
dc.subject.keywordPlus | SoC platforms | - |
dc.subject.keywordPlus | Time to market | - |
dc.subject.keywordPlus | Verification methodology | - |
dc.subject.keywordPlus | Integrated circuit design | - |
dc.subject.keywordAuthor | AMBA | - |
dc.subject.keywordAuthor | ARM | - |
dc.subject.keywordAuthor | SoC | - |
dc.subject.keywordAuthor | System on chip | - |
dc.subject.keywordAuthor | Verification | - |
dc.identifier.url | https://www.inderscienceonline.com/doi/abs/10.1504/IJICT.2009.026435 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.