A High-Speed and Low-Power Inverter Circuit Using p-Channel Metal Oxide Semiconductor Low-Temperature Polycrystalline Silicon Thin Film Transistors
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Hong, Seunghun | - |
dc.contributor.author | Kim, Jaehwan | - |
dc.contributor.author | Choi, Byong-Deok | - |
dc.date.accessioned | 2022-12-20T23:08:41Z | - |
dc.date.available | 2022-12-20T23:08:41Z | - |
dc.date.created | 2022-08-26 | - |
dc.date.issued | 2009-03 | - |
dc.identifier.issn | 0021-4922 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/177167 | - |
dc.description.abstract | Whereas p-channel metal oxide semiconductor (PMOS) thin film transistor (TFT) circuits can reduce the fabrication cost because of the smaller number of masks and simpler process steps compared with the complementary metal oxide semiconductor (CMOS) counterparts, the circuit performance is very limited and power consumption is an issue. A previously reported PMOS TFT inverter circuit can alleviate the issues encountered in the conventional PMOS TFT circuits such as high power consumption and limited output dynamic range. However, the circuit uses an auxiliary negative supply voltage for full output dynamic range, requiring an additional DC-DC converter. We newly propose a PMOS TFT inverter circuit that eliminates an auxiliary negative supply voltage and provides high-speed operation and low power consumption. The circuit intentionally creates a delay of the input signal to generate a negative voltage for turning on the pull-down PMOS TFTs and allowing the output to drop to ground level. The rising and falling times are reduced to 35.5 and 15.6% of those of the previous PMOS TFT inverter, and the power consumption is also reduced to 55.6%. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IOP PUBLISHING LTD | - |
dc.title | A High-Speed and Low-Power Inverter Circuit Using p-Channel Metal Oxide Semiconductor Low-Temperature Polycrystalline Silicon Thin Film Transistors | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Choi, Byong-Deok | - |
dc.identifier.doi | 10.1143/JJAP.48.03B010 | - |
dc.identifier.scopusid | 2-s2.0-77952479688 | - |
dc.identifier.wosid | 000266115900011 | - |
dc.identifier.bibliographicCitation | JAPANESE JOURNAL OF APPLIED PHYSICS, v.48, no.3, pp.1 - 5 | - |
dc.relation.isPartOf | JAPANESE JOURNAL OF APPLIED PHYSICS | - |
dc.citation.title | JAPANESE JOURNAL OF APPLIED PHYSICS | - |
dc.citation.volume | 48 | - |
dc.citation.number | 3 | - |
dc.citation.startPage | 1 | - |
dc.citation.endPage | 5 | - |
dc.type.rims | ART | - |
dc.type.docType | Article; Proceedings Paper | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.subject.keywordPlus | Cost reduction | - |
dc.subject.keywordPlus | Field effect transistors | - |
dc.subject.keywordPlus | Metallic compounds | - |
dc.subject.keywordPlus | MOS devices | - |
dc.subject.keywordPlus | Polysilicon | - |
dc.subject.keywordPlus | Semiconducting silicon | - |
dc.subject.keywordPlus | Semiconducting silicon compounds | - |
dc.subject.keywordPlus | Thin film circuits | - |
dc.subject.keywordPlus | Thin films | - |
dc.subject.keywordPlus | Circuit performance | - |
dc.subject.keywordPlus | Complementary metal oxide semiconductors | - |
dc.subject.keywordPlus | Dynamic range | - |
dc.subject.keywordPlus | Fabrication cost | - |
dc.subject.keywordPlus | Ground level | - |
dc.subject.keywordPlus | High power consumption | - |
dc.subject.keywordPlus | High-speed | - |
dc.subject.keywordPlus | High-speed operation | - |
dc.subject.keywordPlus | Input signal | - |
dc.subject.keywordPlus | Inverter circuit | - |
dc.subject.keywordPlus | Low Power | - |
dc.subject.keywordPlus | Low temperature polycrystalline silicon | - |
dc.subject.keywordPlus | Low-power consumption | - |
dc.subject.keywordPlus | Metal oxide semiconductor | - |
dc.subject.keywordPlus | Negative voltage | - |
dc.subject.keywordPlus | Negative-supply-voltage | - |
dc.subject.keywordPlus | Power Consumption | - |
dc.subject.keywordPlus | Process steps | - |
dc.subject.keywordPlus | TFT circuits | - |
dc.subject.keywordPlus | Thin film transistors | - |
dc.identifier.url | https://iopscience.iop.org/article/10.1143/JJAP.48.03B010 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.