Verification and conformance test generation of communication protocol for railway signaling systems
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Jae Dong | - |
dc.contributor.author | Jung, Jae Il | - |
dc.contributor.author | Lee, Jae Ho | - |
dc.contributor.author | Hwang, Jong Gyu | - |
dc.contributor.author | Hwang, Jin Ho | - |
dc.contributor.author | Kim, Sung Un | - |
dc.date.accessioned | 2022-12-21T09:13:21Z | - |
dc.date.available | 2022-12-21T09:13:21Z | - |
dc.date.created | 2022-08-26 | - |
dc.date.issued | 2007-02 | - |
dc.identifier.issn | 0920-5489 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/180500 | - |
dc.description.abstract | Verification and testing are complementary techniques that are used to increase the level of confidence in the correct functioning of communication systems as prescribed by their specifications. This paper presents an experience of model checking for Korean railway signaling protocol specified in LTS (Labeled Transition System). This formal approach checks deadlock, livelock and reachability for the state and action to verify whether properties expressed in modal logic are true on specifications. We also propose a formal method for semi-automated test case generation for Korean railway signaling protocol described in I/O FSM (Input/Output Finite State Machine). This enables the generation of more complete and consistent test sequence for conformance testing. The above functions are implemented by C++ language and included within RSPVTE (Railway Signaling Protocol Verification and Testing Environment) in the MS-windows environment. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | ELSEVIER SCIENCE BV | - |
dc.title | Verification and conformance test generation of communication protocol for railway signaling systems | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Jung, Jae Il | - |
dc.identifier.doi | 10.1016/j.csi.2006.03.001 | - |
dc.identifier.scopusid | 2-s2.0-33751423928 | - |
dc.identifier.wosid | 000243155600001 | - |
dc.identifier.bibliographicCitation | COMPUTER STANDARDS & INTERFACES, v.29, no.2, pp.143 - 151 | - |
dc.relation.isPartOf | COMPUTER STANDARDS & INTERFACES | - |
dc.citation.title | COMPUTER STANDARDS & INTERFACES | - |
dc.citation.volume | 29 | - |
dc.citation.number | 2 | - |
dc.citation.startPage | 143 | - |
dc.citation.endPage | 151 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Software Engineering | - |
dc.subject.keywordPlus | MU-CALCULUS | - |
dc.subject.keywordAuthor | verification | - |
dc.subject.keywordAuthor | testing | - |
dc.subject.keywordAuthor | LTS (Labeled Transition System) | - |
dc.subject.keywordAuthor | I/O FSM (Input/Output Finite State Machine) | - |
dc.subject.keywordAuthor | formal method | - |
dc.identifier.url | https://www.sciencedirect.com/science/article/pii/S0920548906000365?via%3Dihub | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.