Efficient line-based VLSI architecture for 2-D lifting DWT
- Authors
- Wang, Keyan; Wu, Chengke; Liu, Kai; Li, Yunsong; Jeong, Jechang
- Issue Date
- Oct-2006
- Publisher
- IEEE
- Keywords
- VLSI; Wavelet transforms
- Citation
- Proceedings - International Conference on Image Processing, ICIP, pp.2129 - 2132
- Indexed
- SCOPUS
- Journal Title
- Proceedings - International Conference on Image Processing, ICIP
- Start Page
- 2129
- End Page
- 2132
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/180873
- DOI
- 10.1109/ICIP.2006.312829
- ISSN
- 1522-4880
- Abstract
- DWT has been the basis of image compression, such as in JPEG2000. This paper proposes a novel VLSI architecture that performs line-based DWT using a lifting scheme. The architecture consists of row processors, column processors, an intermediate buffer and a control module. The intermediate buffer is composed of FIFOs to store temporary results of horizontal filters. The control module schedules the output of wavelet coefficients to external memory with the priority from high to low. Horizontal filtering and vertical filtering are simultaneous, and all levels of DWT are processed parallel. The presented architecture finishes multi levels of 9/7 DWT in one image transmission time. Meanwhile, it decreases significantly memory used and hardware resource required. This architecture is suitable for various real-time image/video applications.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/180873)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.