Cited 0 time in
Achieving low write latency through new stealth program operation supporting early write completion in NAND flash memory
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Jang, Moonseok | - |
| dc.contributor.author | 왕커신 | - |
| dc.contributor.author | Lee, Sangjin | - |
| dc.contributor.author | 정형규 | - |
| dc.contributor.author | 송인영 | - |
| dc.contributor.author | Song, Yong Ho | - |
| dc.contributor.author | Choi, Jungwook | - |
| dc.date.accessioned | 2023-05-03T11:20:40Z | - |
| dc.date.available | 2023-05-03T11:20:40Z | - |
| dc.date.issued | 2022-12 | - |
| dc.identifier.issn | 1383-7621 | - |
| dc.identifier.issn | 1873-6165 | - |
| dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/185221 | - |
| dc.description.abstract | As the number of bits stored in each flash memory cell increases, the program time of the flash memory increases. Flash memory-based storage uses a high-performance memory as a buffer to overcome the slow write speed of the flash memory. However, because the program time of the flash memory is included in the time taken to avail free space in the data buffer (i.e., dirty eviction), the program time is still one of the leading causes of an increase in the write latency. In this paper, we propose the stealth program operation that supports early write completion to hide the program time of the flash memory. The flash memory stores the data to be programmed in the page register before starting the cell program. The stealth programs report completion immediately after the data are saved to the page register inside the flash memory. In addition, the stealth program is designed to cope with the failure of flash cell programming by allowing the data stored in the page register to be sent back to the memory of the upper layer. The results demonstrate that the average write latency of the solid-state drive can be reduced by up to 95.88%. | - |
| dc.format.extent | 14 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | ELSEVIER | - |
| dc.title | Achieving low write latency through new stealth program operation supporting early write completion in NAND flash memory | - |
| dc.type | Article | - |
| dc.publisher.location | 네델란드 | - |
| dc.identifier.doi | 10.1016/j.sysarc.2022.102767 | - |
| dc.identifier.scopusid | 2-s2.0-85143766442 | - |
| dc.identifier.wosid | 000883055800005 | - |
| dc.identifier.bibliographicCitation | JOURNAL OF SYSTEMS ARCHITECTURE, v.133, pp 1 - 14 | - |
| dc.citation.title | JOURNAL OF SYSTEMS ARCHITECTURE | - |
| dc.citation.volume | 133 | - |
| dc.citation.startPage | 1 | - |
| dc.citation.endPage | 14 | - |
| dc.type.docType | Article | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | scie | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.relation.journalResearchArea | Computer Science | - |
| dc.relation.journalWebOfScienceCategory | Computer Science, Hardware & Architecture | - |
| dc.relation.journalWebOfScienceCategory | Computer Science, Software Engineering | - |
| dc.subject.keywordPlus | RELIABILITY | - |
| dc.subject.keywordPlus | BUFFER | - |
| dc.subject.keywordAuthor | NAND flash memory | - |
| dc.subject.keywordAuthor | Page register | - |
| dc.subject.keywordAuthor | NAND cell operation | - |
| dc.subject.keywordAuthor | Solid-state drive | - |
| dc.identifier.url | https://www.sciencedirect.com/science/article/pii/S1383762122002521?via%3Dihub | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1366
COPYRIGHT © 2024 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
