Impact of Grain Length and Grain Boundary on Dispersion of Threshold Voltage for 3-Dimensional Gate-All-Around Polysilicon Channel Memory
- Authors
- Kim, Kyu-Beom; Oh, Young-Taek; Song, Yun-Heub
- Issue Date
- Dec-2017
- Publisher
- AMER SCIENTIFIC PUBLISHERS
- Keywords
- 3D NAND Flash Memory; Threshold Voltage Distribution; Polysilicon Channel; Grain; Grain Boundary Trap
- Citation
- JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY, v.17, no.12, pp.9257 - 9261
- Indexed
- SCIE
SCOPUS
- Journal Title
- JOURNAL OF NANOSCIENCE AND NANOTECHNOLOGY
- Volume
- 17
- Number
- 12
- Start Page
- 9257
- End Page
- 9261
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/18589
- DOI
- 10.1166/jnn.2017.13902
- ISSN
- 1533-4880
- Abstract
- Using simulations, we investigated the impact of grain physical parameters in a poly-silicon channel on the dispersion of cell threshold voltages in a gate-all-around channel structure, which is used in 3-dimensional NAND flash memory. Here, cell characteristics were evaluated for various grain length (L-G) and grain boundary trap density (N-GB) values. The dispersion of the threshold voltages was investigated as a function of these parameters in a string with 12 cells. We confirmed that a shorter grain length and higher grain boundary trap density in a poly-silicon vertical channel resulted in poor cell characteristics, namely a lower cell current and a less favorable sub-threshold slope. In addition, we showed that the variations in cell characteristics in a string significantly increased with decreasing grain length and increased trap density in the poly-silicon channel. From these results, we expect that increasing the grain length and minimizing the grain boundary trap density are important methods of decreasing the dispersion of the cell threshold voltages in a string.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.