Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

Dataflow에 따른 Systolic Array의 연산 성능 분석

Full metadata record
DC Field Value Language
dc.contributor.author위대은-
dc.contributor.author박상수-
dc.contributor.author정기석-
dc.date.accessioned2023-08-01T06:53:16Z-
dc.date.available2023-08-01T06:53:16Z-
dc.date.created2023-07-21-
dc.date.issued2022-11-
dc.identifier.urihttps://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/188561-
dc.description.abstractToday, Deep Neural Networks (DNNs) have been widely used for various applications. Because the DNNs require a large amount of computation, hardware accelerators are commonly used to speed up the inference processing. In the systolic array architecture, a common hardware structure for neural network accelerators, the type of dataflow defines how data is stored in a processing element (PE) and exchanged among adjacent PEs. The computing performance of the systolic array differs depending on the type of the dataflows. Therefore, data flow analysis is crucial to maximize the inference performance. In this work, the computing performance depending on the data flows is evaluated using an open-source systolic array simulator called SCALE-Sim, Experimental results show that the inference latency differs up to 3.2 times depending on the type of the dataflow.-
dc.language한국어-
dc.language.isoko-
dc.publisher대한임베디드공학회-
dc.titleDataflow에 따른 Systolic Array의 연산 성능 분석-
dc.title.alternativeAnalysis of Computing Performance of Systolic Arrays depending on Dataflows-
dc.typeArticle-
dc.contributor.affiliatedAuthor정기석-
dc.identifier.bibliographicCitation2022 대한임베디드공학회 추계학술대회, v.0, no.0, pp.55 - 58-
dc.relation.isPartOf2022 대한임베디드공학회 추계학술대회-
dc.citation.title2022 대한임베디드공학회 추계학술대회-
dc.citation.volume0-
dc.citation.number0-
dc.citation.startPage55-
dc.citation.endPage58-
dc.type.rimsART-
dc.type.docTypeProceeding-
dc.description.journalClass3-
dc.description.isOpenAccessN-
dc.description.journalRegisteredClassother-
dc.subject.keywordAuthorConvolution neural network-
dc.subject.keywordAuthorSystolic array-
dc.subject.keywordAuthorDataflow, Weight stationary-
dc.subject.keywordAuthorOutput stationary-
dc.subject.keywordAuthorCompute cycles-
dc.subject.keywordAuthoretc.-
dc.identifier.urlhttp://esoc.hanyang.ac.kr/publications/2022/Dataflow%EC%97%90%20%EB%94%B0%EB%A5%B8%20Systolic%20Array%EC%9D%98%20%EC%97%B0%EC%82%B0%20%EC%84%B1%EB%8A%A5%20%EB%B6%84%EC%84%9D.pdf-
Files in This Item
Go to Link
Appears in
Collections
서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Chung, Ki Seok photo

Chung, Ki Seok
COLLEGE OF ENGINEERING (SCHOOL OF ELECTRONIC ENGINEERING)
Read more

Altmetrics

Total Views & Downloads

BROWSE