Parallelizing Bank-level Fine Granularity Refresh with Column Access Operation using Split Row Buffer
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Lee, Minkyu | - |
dc.contributor.author | Chung, Ki Seok | - |
dc.date.accessioned | 2023-09-04T07:20:06Z | - |
dc.date.available | 2023-09-04T07:20:06Z | - |
dc.date.created | 2023-07-21 | - |
dc.date.issued | 2019-01 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/189734 | - |
dc.description.abstract | DRAM requires refresh operations to maintain data integrity. As the density of DRAM increases, system performance degradation caused by refresh is getting more serious because column access commands are blocked during the refresh operation. In this paper, we propose a novel refresh method called Bank-Level Fine Granularity Refresh (BFGR) that minimizes the performance degradation due to refresh. In BFGR, the refresh granularity is finer by applying Fine Granularity Refresh (FGR) of DDR4 at the bank level to reduce the stall time that column access commands are blocked by a refresh operation. If a special row buffer called split row buffer is used, a column access operation and a refresh operation can be simultaneously carried out, and BFGR employs this split row buffer to parallelize column access operations with a refresh operation. Our evaluation for DRAM devices with a 64ms retention time shows that the performance improvement of the proposed scheme over the conventional DRAM system on memory-intensive applications is 13.6% for 16Gb devices and 17.1% for 32Gb devices on a multi-core system, respectively. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEE | - |
dc.title | Parallelizing Bank-level Fine Granularity Refresh with Column Access Operation using Split Row Buffer | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Chung, Ki Seok | - |
dc.identifier.bibliographicCitation | International Conference on Electronics, Information, and Communication, pp.1 - 4 | - |
dc.relation.isPartOf | International Conference on Electronics, Information, and Communication | - |
dc.citation.title | International Conference on Electronics, Information, and Communication | - |
dc.citation.startPage | 1 | - |
dc.citation.endPage | 4 | - |
dc.type.rims | ART | - |
dc.type.docType | Proceeding | - |
dc.description.journalClass | 3 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | other | - |
dc.subject.keywordAuthor | Memory System | - |
dc.subject.keywordAuthor | DRAM | - |
dc.subject.keywordAuthor | Refrseh | - |
dc.identifier.url | http://esoc.hanyang.ac.kr/publications/2019/Parallelizing_Bank_level_Fine_Granularity_Refresh_with_Column_Access_Operation_using_Split_Row_Buffer.pdf | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.