Low-power vertical tunnel field-effect transistor ternary inverter
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, Hyun Woo | - |
dc.contributor.author | Kwon, Daewoong | - |
dc.date.accessioned | 2023-09-11T01:44:10Z | - |
dc.date.available | 2023-09-11T01:44:10Z | - |
dc.date.created | 2023-07-21 | - |
dc.date.issued | 2021-02 | - |
dc.identifier.issn | 21686734 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/190330 | - |
dc.description.abstract | In this study, vertical tunnel FET-based ternary CMOS (T-CMOS) is introduced and its electrical characteristics are investigated using TCAD device and mixed-mode simulations with experimentally calibrated tunneling parameters. This new T-CMOS utilizes two different types of tunneling currents to form three different output voltage states: (1) source-to-drain tunneling current; and (2) conventional source-to-channel tunneling current. To form a half supply voltage (VDD) output voltage during the inverter operation, the n-/p-type devices of the proposed T-CMOS are designed to have constant source-to-drain tunneling current regardless of gate voltage (VGS) by using nitride spacer between gate and drain. Also, typical binary inverter operation is performed using the source-to-channel tunneling. In voltage transfer characteristics (VTC), it is confirmed that there is the clear half VDD state after matching the tunneling currents of the n-/p-type devices. It is revealed that the stable half VDD state cannot be achievable if the currents are mismatched by gate workfunction, gate dielectric thickness, and interface trap variations, implying that the current matching between n-/p-type devices is crucial to obtain stable ternary operations. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC | - |
dc.title | Low-power vertical tunnel field-effect transistor ternary inverter | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kwon, Daewoong | - |
dc.identifier.doi | 10.1109/JEDS.2021.3057456 | - |
dc.identifier.scopusid | 2-s2.0-85100840599 | - |
dc.identifier.wosid | 000623418500001 | - |
dc.identifier.bibliographicCitation | IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, v.9, pp.286 - 294 | - |
dc.relation.isPartOf | IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY | - |
dc.citation.title | IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY | - |
dc.citation.volume | 9 | - |
dc.citation.startPage | 286 | - |
dc.citation.endPage | 294 | - |
dc.type.rims | ART | - |
dc.type.docType | 정기학술지(Article(Perspective Article포함)) | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | Y | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordAuthor | Band-to-band tunneling (BTBT) | - |
dc.subject.keywordAuthor | Vertical tunnel field-effect transistor (vertical tunnel FET) | - |
dc.subject.keywordAuthor | Ternary inverter | - |
dc.subject.keywordAuthor | Subthreshold swing (SS) | - |
dc.subject.keywordAuthor | Ternary CMOS (T-CMOS) | - |
dc.subject.keywordAuthor | Line tunneling | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/9348907 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.