SPADE: Sparse Pillar-based 3D Object Detection Accelerator for Autonomous Driving
- Authors
- Lee, Minjae; Park, Seongmin; Kim, Hyungmin; Yoon, Minyong; Lee, Janghwan; Choi, Jun Won; Kim, Nam Sung; Kang, Mingu; Choi, Jungwook
- Issue Date
- Mar-2024
- Publisher
- IEEE Computer Society
- Citation
- Proceedings - International Symposium on High-Performance Computer Architecture, pp 454 - 467
- Pages
- 14
- Indexed
- SCOPUS
- Journal Title
- Proceedings - International Symposium on High-Performance Computer Architecture
- Start Page
- 454
- End Page
- 467
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/194775
- DOI
- 10.1109/HPCA57654.2024.00041
- ISSN
- 1530-0897
- Abstract
- 3D object detection using point cloud (PC) data is essential for perception pipelines of autonomous driving, where efficient encoding is key to meeting stringent resource and latency requirements. PointPillars, a widely adopted bird's-eye view (BEV) encoding, aggregates 3D point cloud data into 2D pillars for fast and accurate 3D object detection. However, the stateof-the-art methods employing PointPillars overlook the inherent sparsity of pillar encoding where only a valid pillar is encoded with a vector of channel elements, missing opportunities for significant computational reduction. Meanwhile, current sparse convolution accelerators are designed to handle only elementwise activation sparsity and do not effectively address the vector sparsity imposed by pillar encoding. In this paper, we propose SPADE, an algorithm-hardware codesign strategy to maximize vector sparsity in pillar-based 3D object detection and accelerate vector-sparse convolution commensurate with the improved sparsity. SPADE consists of three components: (1) a dynamic vector pruning algorithm balancing accuracy and computation savings from vector sparsity, (2) a sparse coordinate management hardware transforming 2D systolic array into a vector-sparse convolution accelerator, and (3) sparsityaware dataflow optimization tailoring sparse convolution schedules for hardware efficiency. Taped-out with a commercial technology, SPADE saves the amount of computation by 36.3-89.2% for representative 3D object detection networks and benchmarks, leading to 1.3-10.9 × speedup and 1.5-12.6 × energy savings compared to the ideal dense accelerator design. These sparsityproportional performance gains equate to 4.1-28.8 × speedup and 90.2-372.3 × energy savings compared to the counterpart server and edge platforms.
- Files in This Item
- There are no files associated with this item.
- Appears in
Collections - 서울 공과대학 > 서울 융합전자공학부 > 1. Journal Articles
- 서울 공과대학 > 서울 전기공학전공 > 1. Journal Articles
![qrcode](https://api.qrserver.com/v1/create-qr-code/?size=55x55&data=https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/194775)
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.