Cited 0 time in
Alert Refresh System for Mitigating RowHammer
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Kim, Nayeon | - |
| dc.contributor.author | 김광래 | - |
| dc.contributor.author | Chung, Ki-Seok | - |
| dc.date.accessioned | 2024-11-28T13:31:36Z | - |
| dc.date.available | 2024-11-28T13:31:36Z | - |
| dc.date.issued | 2023-10 | - |
| dc.identifier.issn | 0000-0000 | - |
| dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/196665 | - |
| dc.description.abstract | Modern DRAM cells are known to be vulnerable to RowHammer attacks because they are sensitive to electrical interference between adjacent rows. Most existing approaches to mitigate Rowhammer require complicated hardware structures. This paper proposes an effective protection scheme called Alert Refresh System. The proposed scheme has a low implementation overhead because it utilizes a pin called ALERT_n, which is a part of the standard DRAM interface. In addition, it applies hardware-friendly algorithms to track complicated RowHammer attacks. Experimental results show that the proposed method achieves a high average RowHammer protection rate of 99.81% against maliciously crafted RowHammer attacks, which is 16.94% higher than PRoHIT, one of the state-of-the-art probabilistic RowHammer mitigation methods. | - |
| dc.format.extent | 2 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
| dc.title | Alert Refresh System for Mitigating RowHammer | - |
| dc.type | Article | - |
| dc.identifier.doi | 10.1109/ISOCC59558.2023.10396283 | - |
| dc.identifier.scopusid | 2-s2.0-85184806259 | - |
| dc.identifier.wosid | 001169439300015 | - |
| dc.identifier.bibliographicCitation | Proceedings - International SoC Design Conference 2023, ISOCC 2023, pp 29 - 30 | - |
| dc.citation.title | Proceedings - International SoC Design Conference 2023, ISOCC 2023 | - |
| dc.citation.startPage | 29 | - |
| dc.citation.endPage | 30 | - |
| dc.type.docType | Proceedings Paper | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.subject.keywordPlus | Cell-be | - |
| dc.subject.keywordPlus | Cell/B.E | - |
| dc.subject.keywordPlus | Cell/BE | - |
| dc.subject.keywordPlus | DRAM cells | - |
| dc.subject.keywordPlus | Electrical interference | - |
| dc.subject.keywordPlus | Hardware structures | - |
| dc.subject.keywordPlus | Hardware-friendly algorithms | - |
| dc.subject.keywordPlus | Protection schemes | - |
| dc.subject.keywordPlus | Rowhammer | - |
| dc.subject.keywordPlus | Security | - |
| dc.subject.keywordAuthor | DRAM | - |
| dc.subject.keywordAuthor | RowHammer | - |
| dc.subject.keywordAuthor | Security | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1366
COPYRIGHT © 2024 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
