Cited 0 time in
Tailoring Crystal Growth via Sn Incorporation for High-Performance ALD IGO FETs
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Kim, Gwang-bok | - |
| dc.contributor.author | Jeong, Joo-hee | - |
| dc.contributor.author | Park, Soojin | - |
| dc.contributor.author | Choi, Sunghyun | - |
| dc.contributor.author | An, Jiseong | - |
| dc.contributor.author | Park, Kwangmin | - |
| dc.contributor.author | Jeong, Jae Kyeong | - |
| dc.date.accessioned | 2025-10-28T02:00:08Z | - |
| dc.date.available | 2025-10-28T02:00:08Z | - |
| dc.date.issued | 2025-10 | - |
| dc.identifier.issn | 0741-3106 | - |
| dc.identifier.issn | 1558-0563 | - |
| dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/208995 | - |
| dc.description.abstract | This study presents high-performance field-effect transistors (FETs) using atomic layer deposition (ALD)-derived Sn-doped oxide semiconductors for back-end-of-line (BEOL)-compatible applications. Optimized Sn incorporation promoted (222) face crystal growth, reducing grain boundary density and enhancing carrier transport. The resulting FET exhibited a high mobility of 79.5 cm2/Vs, a low subthreshold swing of 61.0 mV/dec, and stable enhancement-mode operation. Reliability tests confirmed minimal threshold voltage shifts under external bias temperature stress, demonstrating the potential of ALD-based oxide semiconductors for next-generation memory applications. | - |
| dc.format.extent | 4 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | Institute of Electrical and Electronics Engineers | - |
| dc.title | Tailoring Crystal Growth via Sn Incorporation for High-Performance ALD IGO FETs | - |
| dc.type | Article | - |
| dc.publisher.location | 미국 | - |
| dc.identifier.doi | 10.1109/LED.2025.3601554 | - |
| dc.identifier.scopusid | 2-s2.0-105014012354 | - |
| dc.identifier.wosid | 001585567000011 | - |
| dc.identifier.bibliographicCitation | IEEE Electron Device Letters, v.46, no.10, pp 1781 - 1784 | - |
| dc.citation.title | IEEE Electron Device Letters | - |
| dc.citation.volume | 46 | - |
| dc.citation.number | 10 | - |
| dc.citation.startPage | 1781 | - |
| dc.citation.endPage | 1784 | - |
| dc.type.docType | Article | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | scie | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.relation.journalResearchArea | Engineering | - |
| dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
| dc.subject.keywordPlus | TRANSISTORS | - |
| dc.subject.keywordAuthor | Atomic Layer Deposition | - |
| dc.subject.keywordAuthor | Crystallization | - |
| dc.subject.keywordAuthor | Indium Gallium Tin Oxide | - |
| dc.subject.keywordAuthor | Oxide Semiconductor | - |
| dc.subject.keywordAuthor | Thin-film Transistor | - |
| dc.subject.keywordAuthor | Field Effect Transistors | - |
| dc.subject.keywordAuthor | Gallium Compounds | - |
| dc.subject.keywordAuthor | Grain Boundaries | - |
| dc.subject.keywordAuthor | Grain Growth | - |
| dc.subject.keywordAuthor | Mos Devices | - |
| dc.subject.keywordAuthor | Oxide Semiconductors | - |
| dc.subject.keywordAuthor | Semiconducting Indium | - |
| dc.subject.keywordAuthor | Semiconducting Indium Compounds | - |
| dc.subject.keywordAuthor | Semiconducting Tin Compounds | - |
| dc.subject.keywordAuthor | Thin Film Circuits | - |
| dc.subject.keywordAuthor | Threshold Voltage | - |
| dc.subject.keywordAuthor | Tin Oxides | - |
| dc.subject.keywordAuthor | Atomic-layer Deposition | - |
| dc.subject.keywordAuthor | Back End Of Lines | - |
| dc.subject.keywordAuthor | C. Thin Film Transistor (tft) | - |
| dc.subject.keywordAuthor | Carriers Transport | - |
| dc.subject.keywordAuthor | Doped Oxides | - |
| dc.subject.keywordAuthor | Field-effect Transistor | - |
| dc.subject.keywordAuthor | Grain Boundary Densities | - |
| dc.subject.keywordAuthor | High Mobility | - |
| dc.subject.keywordAuthor | Performance | - |
| dc.subject.keywordAuthor | Sn-doped | - |
| dc.subject.keywordAuthor | Atomic Layer Deposition | - |
| dc.subject.keywordAuthor | Crystallization | - |
| dc.subject.keywordAuthor | Thin Film Transistors | - |
| dc.identifier.url | https://ieeexplore.ieee.org/document/11134383 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1366
COPYRIGHT © 2024 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
