Detailed Information

Cited 0 time in webofscience Cited 0 time in scopus
Metadata Downloads

The 3D Monolithically Integrated Hardware Based Neural System with Enhanced Memory Window of the Volatile and Non-Volatile Devices

Full metadata record
DC Field Value Language
dc.contributor.authorJeon, Yu-Rim-
dc.contributor.authorSeo, Donguk-
dc.contributor.authorLee, Yoonmyung-
dc.contributor.authorAkinwande, Deji-
dc.contributor.authorChoi, Changhwan-
dc.date.accessioned2025-12-11T01:30:53Z-
dc.date.available2025-12-11T01:30:53Z-
dc.date.issued2024-08-
dc.identifier.issn2198-3844-
dc.identifier.issn2198-3844-
dc.identifier.urihttps://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/209724-
dc.description.abstract3D neuromorphic hardware system is first demonstrated in neuromorphic application as on-chip level by integrating array devices with CMOS circuits after wafer bonding (WB) and interconnection process. The memory window of synaptic device is degraded after WB and 3 Dimesional (3D) integration due to process defects and thermal stress. To address this degradation, Ag diffusion in materials of Ta2O5 and HfO2 is studied in a volatile memristor, furthermore, the interconnection and gate metal Ru are investigated to reduce defective traps of gate interface in non-volatile memory devices. As a result, a memory window is improved over 106 in both types of devices. Improved and 3D integrated 12 × 14 array devices are identified in the synaptic characteristics according to the change of the synaptic weight from the interconnected Test Element Group (TEG) of the Complementary Metal Oxide Semiconductor (CMOS) circuits. The trained array devices present recognizable image of letters, achieving an accuracy rate of 92% when utilizing a convolutional neural network, comparing the normalized accuracy of 93% achieved by an ideal synapse device. This study proposes to modulate the memory windows up to 106 in an integrated hardware-based neural system, considering the possibility of device degradation in both volatile and non-volatile memory devices demonstrated by the hardware neural system.-
dc.format.extent10-
dc.language영어-
dc.language.isoENG-
dc.publisherWiley-VCH Verlag-
dc.titleThe 3D Monolithically Integrated Hardware Based Neural System with Enhanced Memory Window of the Volatile and Non-Volatile Devices-
dc.typeArticle-
dc.publisher.location미국-
dc.identifier.doi10.1002/advs.202402667-
dc.identifier.scopusid2-s2.0-85196115864-
dc.identifier.wosid001247907200001-
dc.identifier.bibliographicCitationAdvanced Science, v.11, no.31, pp 1 - 10-
dc.citation.titleAdvanced Science-
dc.citation.volume11-
dc.citation.number31-
dc.citation.startPage1-
dc.citation.endPage10-
dc.type.docTypeArticle; Early Access-
dc.description.isOpenAccessY-
dc.description.journalRegisteredClassscie-
dc.description.journalRegisteredClassscopus-
dc.relation.journalResearchAreaChemistry-
dc.relation.journalResearchAreaScience & Technology - Other Topics-
dc.relation.journalResearchAreaMaterials Science-
dc.relation.journalWebOfScienceCategoryChemistry, Multidisciplinary-
dc.relation.journalWebOfScienceCategoryNanoscience & Nanotechnology-
dc.relation.journalWebOfScienceCategoryMaterials Science, Multidisciplinary-
dc.subject.keywordPlusAtomic layer deposition-
dc.subject.keywordPlusCMOS integrated circuits-
dc.subject.keywordPlusConvolution-
dc.subject.keywordPlusConvolutional neural networks-
dc.subject.keywordPlusDefects-
dc.subject.keywordPlusDynamic random access storage-
dc.subject.keywordPlusHafnium oxides-
dc.subject.keywordPlusIntegrated circuit interconnects-
dc.subject.keywordPlusMOS devices-
dc.subject.keywordPlusOxide semiconductors-
dc.subject.keywordPlusSilicon wafers-
dc.subject.keywordPlusTantalum oxides-
dc.subject.keywordPlusThree dimensional integrated circuits-
dc.subject.keywordPlusWafer bonding-
dc.subject.keywordAuthor3D neuromorphic system-
dc.subject.keywordAuthorCMOS integration-
dc.subject.keywordAuthorconvolutional neural network-
dc.subject.keywordAuthorhigh k metal oxide-
dc.subject.keywordAuthorRRAM-
dc.subject.keywordAuthorsynaptic device-
dc.subject.keywordAuthortransistor-
dc.subject.keywordAuthorwafer bonding-
dc.identifier.urlhttps://onlinelibrary.wiley.com/doi/10.1002/advs.202402667-
Files in This Item
Appears in
Collections
서울 공과대학 > 서울 신소재공학부 > 1. Journal Articles

qrcode

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.

Related Researcher

Researcher Choi, Chang hwan photo

Choi, Chang hwan
COLLEGE OF ENGINEERING (SCHOOL OF MATERIALS SCIENCE AND ENGINEERING)
Read more

Altmetrics

Total Views & Downloads

BROWSE