Hardware for Deep Learning Accelerationopen access
- Authors
- Song, Choongseok; Ye, ChangMin; Sim, Yonguk; Jeong, Doo Seok
- Issue Date
- Oct-2024
- Publisher
- WILEY
- Keywords
- compute-in-memory; deep learning; deep learning accelerators; graphics processing units; neural processing units; neuromorphic processors
- Citation
- ADVANCED INTELLIGENT SYSTEMS, v.6, no.10, pp 1 - 20
- Pages
- 20
- Indexed
- SCIE
SCOPUS
- Journal Title
- ADVANCED INTELLIGENT SYSTEMS
- Volume
- 6
- Number
- 10
- Start Page
- 1
- End Page
- 20
- URI
- https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/213158
- DOI
- 10.1002/aisy.202300762
- ISSN
- 2640-4567
2640-4567
- Abstract
- Deep learning (DL) has proven to be one of the most pivotal components of machine learning given its notable performance in a variety of application domains. Neural networks (NNs) for DL are tailored to specific application domains by varying in their topology and activation nodes. Nevertheless, the major operation type (with the largest computational complexity) is commonly multiply-accumulate operation irrespective of their topology. Recent trends in DL highlight the evolution of NNs such that they become deeper and larger, and thus their prohibitive computational complexity. To cope with the consequent prohibitive latency for computation, 1) general-purpose hardware, e.g., central processing units and graphics processing units, has been redesigned, and 2) various DL accelerators have been newly introduced, e.g., neural processing units, and computing-in-memory units for deep NN-based DL, and neuromorphic processors for spiking NN-based DL. In this review, these accelerators and their pros and cons are overviewed with particular focus on their performance and memory bandwidth.
- Files in This Item
-
Go to Link
- Appears in
Collections - 서울 공과대학 > 서울 신소재공학부 > 1. Journal Articles

Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.