Cited 0 time in
An Area-Efficient Mixed-Precision Accelerator with Output-Error-Based Quantization for ViT
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Park, Subin | - |
| dc.contributor.author | Ahn, Juhyuk | - |
| dc.contributor.author | Rho, Soomin | - |
| dc.contributor.author | Kim, Kwangrae | - |
| dc.contributor.author | Chung, Ki-Seok | - |
| dc.date.accessioned | 2026-06-10T01:30:23Z | - |
| dc.date.available | 2026-06-10T01:30:23Z | - |
| dc.date.issued | 2026-01 | - |
| dc.identifier.issn | 2163-9612 | - |
| dc.identifier.issn | 2472-9655 | - |
| dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/213195 | - |
| dc.description.abstract | Vision Transformer (ViT) has achieved remarkable performance in computer vision tasks. However, its large number of parameters poses challenges for deployment on resourceconstrained devices. Mixed-precision quantization is widely used to reduce the model size. To improve accuracy while minimizing the use of high bit-width precision, selecting the appropriate precision for each tensor is crucial. In this paper, we propose a precision selection strategy that leverages the mean squared error of linear operation outputs to improve accuracy with minimal use of high bit-width tensors. Moreover, we propose a processing element that shares most of its internal resources to support mixed precision. On ViT-Base with ImageNet, our method achieves a 0.706% accuracy improvement and 1.83× speedup over a prior work with identical area constraints. | - |
| dc.format.extent | 2 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
| dc.title | An Area-Efficient Mixed-Precision Accelerator with Output-Error-Based Quantization for ViT | - |
| dc.type | Article | - |
| dc.identifier.doi | 10.1109/ISOCC66390.2025.11330033 | - |
| dc.identifier.scopusid | 2-s2.0-105033147451 | - |
| dc.identifier.bibliographicCitation | International SoC Design Conference 2025, ISOCC 2025 - Proceedings of Technical Papers, pp 1 - 2 | - |
| dc.citation.title | International SoC Design Conference 2025, ISOCC 2025 - Proceedings of Technical Papers | - |
| dc.citation.startPage | 1 | - |
| dc.citation.endPage | 2 | - |
| dc.type.docType | Conference paper | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.subject.keywordPlus | Computer vision | - |
| dc.subject.keywordPlus | Image enhancement | - |
| dc.subject.keywordPlus | Particle accelerators | - |
| dc.subject.keywordPlus | Tensors | - |
| dc.subject.keywordAuthor | Hardware Accelerator | - |
| dc.subject.keywordAuthor | Mixed-Precision Quantization | - |
| dc.subject.keywordAuthor | Vision Transformer | - |
| dc.identifier.url | https://ieeexplore.ieee.org/document/11330033 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1366
COPYRIGHT © 2024 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
