Cited 8 time in
Warpage Simulation of a Multilayer Printed Circuit Board and Microelectronic Package Using the Anisotropic Viscoelastic Shell Modeling Technique That Considers the Initial Warpage
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Kim, Do-Hyoung | - |
| dc.contributor.author | Joo, Sung-Jun | - |
| dc.contributor.author | Kwak, Dong-Ok | - |
| dc.contributor.author | Kim, Hak-Sung | - |
| dc.date.accessioned | 2021-07-30T04:58:41Z | - |
| dc.date.available | 2021-07-30T04:58:41Z | - |
| dc.date.issued | 2016-11 | - |
| dc.identifier.issn | 2156-3950 | - |
| dc.identifier.issn | 2156-3985 | - |
| dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/2501 | - |
| dc.description.abstract | In this paper, the warpage simulation of a highdensity multilayer printed circuit board (PCB) for solid-state disk drive (SSD) and microelectronic package was performed using the anisotropic viscoelastic shell modeling technique. The thermomechanical properties of various copper patterns were homogenized with the anisotropic shell model, which considered their viscoelastic properties. Then, warpage simulations of an SSD PCB unit/array and a full microelectronic package were performed; these simulations accounted for the initial warpage that occurred during fabrication using ABAQUS combined with a user-defined subroutine. Finally, it was demonstrated that both the maximum warpage and the remaining residual warpage of the full microelectronic package can be accurately predicted. | - |
| dc.format.extent | 10 | - |
| dc.language | 영어 | - |
| dc.language.iso | ENG | - |
| dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
| dc.title | Warpage Simulation of a Multilayer Printed Circuit Board and Microelectronic Package Using the Anisotropic Viscoelastic Shell Modeling Technique That Considers the Initial Warpage | - |
| dc.type | Article | - |
| dc.publisher.location | 미국 | - |
| dc.identifier.doi | 10.1109/TCPMT.2016.2612637 | - |
| dc.identifier.scopusid | 2-s2.0-84991071725 | - |
| dc.identifier.wosid | 000388675300011 | - |
| dc.identifier.bibliographicCitation | IEEE Transactions on Components, Packaging and Manufacturing Technology, v.6, no.11, pp 1667 - 1676 | - |
| dc.citation.title | IEEE Transactions on Components, Packaging and Manufacturing Technology | - |
| dc.citation.volume | 6 | - |
| dc.citation.number | 11 | - |
| dc.citation.startPage | 1667 | - |
| dc.citation.endPage | 1676 | - |
| dc.type.docType | Article | - |
| dc.description.isOpenAccess | N | - |
| dc.description.journalRegisteredClass | scie | - |
| dc.description.journalRegisteredClass | scopus | - |
| dc.relation.journalResearchArea | Engineering | - |
| dc.relation.journalResearchArea | Materials Science | - |
| dc.relation.journalWebOfScienceCategory | Engineering, Manufacturing | - |
| dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
| dc.relation.journalWebOfScienceCategory | Materials Science, Multidisciplinary | - |
| dc.subject.keywordAuthor | Anisotropic shell model | - |
| dc.subject.keywordAuthor | initial warpage | - |
| dc.subject.keywordAuthor | microelectronic package | - |
| dc.subject.keywordAuthor | printed circuit board (PCB) | - |
| dc.subject.keywordAuthor | warpage simulation | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1366
COPYRIGHT © 2024 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.
