Design Techniques for Robust and Area-efficient Current Sources in Nanometer CMOS Technology
DC Field | Value | Language |
---|---|---|
dc.contributor.author | No, Taeung | - |
dc.contributor.author | Han, Jaeduk | - |
dc.date.accessioned | 2021-07-30T05:13:23Z | - |
dc.date.available | 2021-07-30T05:13:23Z | - |
dc.date.created | 2021-05-13 | - |
dc.date.issued | 2020-10 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/3655 | - |
dc.description.abstract | In advanced CMOS technology nodes, stacked short-channel transistors are favored over long-channel transistors for constructing current sources, as they are less constrained by design rules that require additional spacing and transition area for mixing transistors with different channel lengths. In this work, we propose various metrics such as current density (\mathbf{I}{\mathbf{D}}/\mathbf{W}), normalized output impedance (\mathbf{r}{\mathbf{o}}\mathbf{I}{\mathbf{D}}), current normalized to top transistor width (\mathbf{I}{\mathbf{D}}/ \mathbf{W}{\mathbf{top}}), to quantify the performance and resource consumptions of current sources across various device stacks and width ratios. The exploration results reveal that the stacked current source achieve lower area consumption and less parasitic capacitance if the top transistor width is scaled up properly, rather than simply stacking uniform transistors. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
dc.title | Design Techniques for Robust and Area-efficient Current Sources in Nanometer CMOS Technology | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Han, Jaeduk | - |
dc.identifier.doi | 10.1109/ISOCC50952.2020.9333000 | - |
dc.identifier.scopusid | 2-s2.0-85100718712 | - |
dc.identifier.bibliographicCitation | Proceedings - International SoC Design Conference, ISOCC 2020, pp.232 - 233 | - |
dc.relation.isPartOf | Proceedings - International SoC Design Conference, ISOCC 2020 | - |
dc.citation.title | Proceedings - International SoC Design Conference, ISOCC 2020 | - |
dc.citation.startPage | 232 | - |
dc.citation.endPage | 233 | - |
dc.type.rims | ART | - |
dc.type.docType | Conference Paper | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordPlus | CMOS integrated circuits | - |
dc.subject.keywordPlus | Field effect transistors | - |
dc.subject.keywordPlus | Integrated circuit design | - |
dc.subject.keywordPlus | Mixer circuits | - |
dc.subject.keywordPlus | Programmable logic controllers | - |
dc.subject.keywordPlus | Current sources | - |
dc.subject.keywordPlus | Design technique | - |
dc.subject.keywordPlus | Long channel transistors | - |
dc.subject.keywordPlus | Output impedance | - |
dc.subject.keywordPlus | Parasitic capacitance | - |
dc.subject.keywordPlus | Resource consumption | - |
dc.subject.keywordPlus | Short channel transistors | - |
dc.subject.keywordPlus | Transistor width | - |
dc.subject.keywordPlus | Capacitance | - |
dc.subject.keywordAuthor | current density | - |
dc.subject.keywordAuthor | current source | - |
dc.subject.keywordAuthor | deep-submicron CMOS technology | - |
dc.subject.keywordAuthor | FinFET | - |
dc.subject.keywordAuthor | output resistance | - |
dc.identifier.url | https://ieeexplore.ieee.org/document/9333000 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.