Optimization of FPGA-based LDPC decoder using high-level synthesis
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Choi, Geon | - |
dc.contributor.author | Park, Kyeong-Bin | - |
dc.contributor.author | Chung, Ki Seok | - |
dc.date.accessioned | 2021-07-30T05:31:30Z | - |
dc.date.available | 2021-07-30T05:31:30Z | - |
dc.date.created | 2021-05-13 | - |
dc.date.issued | 2018-11 | - |
dc.identifier.issn | 0000-0000 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hanyang/handle/2021.sw.hanyang/5239 | - |
dc.description.abstract | Low Density Parity Check (LDPC) codes are widely used in various communication and storage systems due to outstanding error correcting capability. In this paper, we present a Field Programmable Gate Array (FPGA) implementation of the LDPC decoder using High-Level Synthesis (HLS). Because HLS can synthesize a hardware implementation from a high-level description, it is very effective in reducing design time, and in exploring various design alternatives. One of the biggest advantages of FPGAs is flexibility, and therefore, HLS for FPGAs is widely adopted as a good hardware synthesis method. In this paper, we describe an LDPC decoder in high level language, and a HLS tool called SDSoC is used to synthesize the decoder. The proposed design is a serial LDPC decoder that requires smaller amount on hardware resource and power consumption than the conventional design. The major drawback of a serial decoder is slow speed. To overcome such drawback, optimization techniques such as array partitioning, loop unrolling, pipelining methods and fixed-point conversion are applied. With the application of these techniques, the decoding speed of the proposed implementation is 8.11 times and 2.79 times faster than that of a non-optimized implementation and that of a software-based LDPC decoder, respectively. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | Association for Computing Machinery | - |
dc.title | Optimization of FPGA-based LDPC decoder using high-level synthesis | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Chung, Ki Seok | - |
dc.identifier.doi | 10.1145/3290420.3290441 | - |
dc.identifier.scopusid | 2-s2.0-85062769390 | - |
dc.identifier.bibliographicCitation | ACM International Conference Proceeding Series, pp.256 - 259 | - |
dc.relation.isPartOf | ACM International Conference Proceeding Series | - |
dc.citation.title | ACM International Conference Proceeding Series | - |
dc.citation.startPage | 256 | - |
dc.citation.endPage | 259 | - |
dc.type.rims | ART | - |
dc.type.docType | Conference Paper | - |
dc.description.journalClass | 1 | - |
dc.description.isOpenAccess | N | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordPlus | Application programs | - |
dc.subject.keywordPlus | Decoding | - |
dc.subject.keywordPlus | Field programmable gate arrays (FPGA) | - |
dc.subject.keywordPlus | Forward error correction | - |
dc.subject.keywordPlus | High level languages | - |
dc.subject.keywordPlus | Integrated circuit design | - |
dc.subject.keywordPlus | Logic gates | - |
dc.subject.keywordPlus | Logic Synthesis | - |
dc.subject.keywordPlus | Error correcting code | - |
dc.subject.keywordPlus | Field-programmable gate array implementations | - |
dc.subject.keywordPlus | Hardware implementations | - |
dc.subject.keywordPlus | Low density parity check | - |
dc.subject.keywordPlus | Low-density parity-check (LDPC) codes | - |
dc.subject.keywordPlus | Optimization techniques | - |
dc.subject.keywordPlus | Optimized implementation | - |
dc.subject.keywordPlus | SDSoC | - |
dc.subject.keywordPlus | High level synthesis | - |
dc.subject.keywordAuthor | Error correcting code | - |
dc.subject.keywordAuthor | Field programmable gate array | - |
dc.subject.keywordAuthor | High level synthesis | - |
dc.subject.keywordAuthor | Low density parity check | - |
dc.subject.keywordAuthor | SDSoC | - |
dc.identifier.url | https://dl.acm.org/doi/10.1145/3290420.3290441 | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
222, Wangsimni-ro, Seongdong-gu, Seoul, 04763, Korea+82-2-2220-1365
COPYRIGHT © 2021 HANYANG UNIVERSITY.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.