A 100 Gb/s Quad-Lane SerDes Receiver with a PI-Based Quarter-Rate All-Digital CDR
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Hwang, Heejae | - |
dc.contributor.author | Kim, Jongsun | - |
dc.date.available | 2021-03-17T06:52:31Z | - |
dc.date.created | 2021-02-26 | - |
dc.date.issued | 2020-07 | - |
dc.identifier.issn | 2079-9292 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/11645 | - |
dc.description.abstract | A 100 Gb/s quad-lane SerDes receiver with a phase-interpolator (PI)-based quarter-rate all-digital clock and data recovery (CDR) is presented. The proposed CDR utilizes a multi-phase multiplying delay-locked loop (MDLL) to generate the eight-phase reference clocks, which achieves multi-phase frequency multiplication with a small area and less power consumption. The shared MDLL generates and distributes eight-phase clocks to each CDR. The proposed CDR uses a new initial phase tracker that uses a preamble to achieve a fast lock time of about 12 ns and to provide a constant output data sequence. The CDR utilizes quarter-rate 2x-oversampling architecture, and the PI controller is designed full custom to minimize the loop latency. To improve the dithering jitter performance of the recovered clock, the decimation factor of the CDR can be adjustable. Also, a new continuous-time linear equalizer (CTLE) receiver was adopted to reduce power consumption and achieved a data rate of 25 Gb/s/lane. The proposed SerDes receiver with a digital CDR is implemented in 40 nm CMOS technology. The 100 Gb/s four-channel SerDes receiver (4 CTLEs + 4 CDRs + MDLL) occupies an active area of only 0.351 mm(2) and consumes 241.8 mW, which achieves a high energy efficiency of 2.418 pJ/bit. | - |
dc.publisher | MDPI | - |
dc.title | A 100 Gb/s Quad-Lane SerDes Receiver with a PI-Based Quarter-Rate All-Digital CDR | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Jongsun | - |
dc.identifier.doi | 10.3390/electronics9071113 | - |
dc.identifier.scopusid | 2-s2.0-85090714360 | - |
dc.identifier.wosid | 000558024300001 | - |
dc.identifier.bibliographicCitation | ELECTRONICS, v.9, no.7, pp.1 - 16 | - |
dc.relation.isPartOf | ELECTRONICS | - |
dc.citation.title | ELECTRONICS | - |
dc.citation.volume | 9 | - |
dc.citation.number | 7 | - |
dc.citation.startPage | 1 | - |
dc.citation.endPage | 16 | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Computer Science | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalResearchArea | Physics | - |
dc.relation.journalWebOfScienceCategory | Computer Science, Information Systems | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.relation.journalWebOfScienceCategory | Physics, Applied | - |
dc.subject.keywordPlus | SOURCE SYNCHRONOUS RECEIVER | - |
dc.subject.keywordPlus | DATA RECOVERY | - |
dc.subject.keywordPlus | CLOCK RECOVERY | - |
dc.subject.keywordPlus | CIRCUIT | - |
dc.subject.keywordPlus | LINK | - |
dc.subject.keywordPlus | DFE | - |
dc.subject.keywordPlus | I/O | - |
dc.subject.keywordAuthor | SerDes | - |
dc.subject.keywordAuthor | clock and data recovery | - |
dc.subject.keywordAuthor | CDR | - |
dc.subject.keywordAuthor | receiver | - |
dc.subject.keywordAuthor | MDLL | - |
dc.subject.keywordAuthor | equalizer | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
94, Wausan-ro, Mapo-gu, Seoul, 04066, Korea02-320-1314
COPYRIGHT 2020 HONGIK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.