A 30 Gb/s All-Digital CDR with a phase error compensator
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Park, Kunhoo | - |
dc.contributor.author | K. | - |
dc.contributor.author | Hwang, Heejae | - |
dc.contributor.author | H. | - |
dc.contributor.author | Kim, Jongsun | - |
dc.contributor.author | J. | - |
dc.date.available | 2021-03-17T07:47:05Z | - |
dc.date.created | 2021-02-26 | - |
dc.date.issued | 2020 | - |
dc.identifier.issn | 0000-0000 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/12469 | - |
dc.description.abstract | A 30 Gb/s all-digital clock and data recovery (CDR) circuit with a new phase error compensator is presented. The proposed phase error compensator removes the jitter component of the recovered clock that is unnecessarily increased by the error information generated by the samplers in the over-sampling CDRs. The proposed 30 Gb/s all-digital CDR is implemented in a 65-nm CMOS process and achieves a peak-to-peak recovered clock jitter of 5.09 ps. The proposed CDR dissipates 75 mW (=2.5 mW/Gbps) from a 1.2 supply. © 2020 IEEE. | - |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
dc.title | A 30 Gb/s All-Digital CDR with a phase error compensator | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Jongsun | - |
dc.identifier.doi | 10.1109/ICEIC49074.2020.9051017 | - |
dc.identifier.scopusid | 2-s2.0-85083511721 | - |
dc.identifier.bibliographicCitation | 2020 International Conference on Electronics, Information, and Communication, ICEIC 2020 | - |
dc.relation.isPartOf | 2020 International Conference on Electronics, Information, and Communication, ICEIC 2020 | - |
dc.citation.title | 2020 International Conference on Electronics, Information, and Communication, ICEIC 2020 | - |
dc.type.rims | ART | - |
dc.type.docType | Conference Paper | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordAuthor | CDR | - |
dc.subject.keywordAuthor | Clock and Data Recovery | - |
dc.subject.keywordAuthor | SerDes | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
94, Wausan-ro, Mapo-gu, Seoul, 04066, Korea02-320-1314
COPYRIGHT 2020 HONGIK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.