A MDLL-based multi-phase clock multiplier
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Yoon, Junsub | - |
dc.contributor.author | J. | - |
dc.contributor.author | Kim, Jongsun | - |
dc.contributor.author | J. | - |
dc.date.available | 2021-03-17T10:41:23Z | - |
dc.date.created | 2021-02-26 | - |
dc.date.issued | 2016 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/13540 | - |
dc.title | A MDLL-based multi-phase clock multiplier | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Jongsun | - |
dc.identifier.doi | 10.1109/ISOCC.2016.7799770 | - |
dc.identifier.scopusid | 2-s2.0-85010298693 | - |
dc.identifier.bibliographicCitation | ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things, pp.247 - 248 | - |
dc.relation.isPartOf | ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things | - |
dc.citation.title | ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things | - |
dc.citation.startPage | 247 | - |
dc.citation.endPage | 248 | - |
dc.type.rims | ART | - |
dc.type.docType | Conference Paper | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scopus | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
94, Wausan-ro, Mapo-gu, Seoul, 04066, Korea02-320-1314
COPYRIGHT 2020 HONGIK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.