A 0.8-3.5 GHz shared TDC-based fast-lock all-digital DLL with a built-in DCC
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Kim, T. | - |
dc.contributor.author | Kim, Jongsun | - |
dc.date.accessioned | 2021-09-02T03:41:53Z | - |
dc.date.available | 2021-09-02T03:41:53Z | - |
dc.date.created | 2021-08-18 | - |
dc.date.issued | 2021-05 | - |
dc.identifier.issn | 0271-4310 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/15862 | - |
dc.description.abstract | A new time-to-digital converter (TDC)-based fast-lock all-digital delay-locked loop (DLL) with a built-in duty-cycle corrector (DCC) is presented. The proposed DLL utilizes a new shared TDC-based phase correction and duty-cycle correction scheme that results in a fast lock time of less than 22 clock cycles. Conventional DCC embedded DLLs usually have a limited operation frequency and slow lock time. However, in the proposed new architecture, since the DCC is built into the delay line of the DLL, it can operate at high speed of up to 3.5 GHz. Implemented in a 65-nm 1.0V CMOS process, the proposed DLL achieves a frequency range of 0.8-3.5 GHz, and the duty-cycle correction range is ±20% at 0.8 GHz. It achieves an effective p-p output clock jitter of 5.4 ps at 3.5 GHz, occupies an active area of 0.08 mm2, and the power consumption is 8.0 mW at 3.5 GHz. © 2021 IEEE | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
dc.title | A 0.8-3.5 GHz shared TDC-based fast-lock all-digital DLL with a built-in DCC | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Jongsun | - |
dc.identifier.doi | 10.1109/ISCAS51556.2021.9401335 | - |
dc.identifier.scopusid | 2-s2.0-85109005674 | - |
dc.identifier.wosid | 000696765400279 | - |
dc.identifier.bibliographicCitation | Proceedings - IEEE International Symposium on Circuits and Systems, v.2021-May | - |
dc.relation.isPartOf | Proceedings - IEEE International Symposium on Circuits and Systems | - |
dc.citation.title | Proceedings - IEEE International Symposium on Circuits and Systems | - |
dc.citation.volume | 2021-May | - |
dc.type.rims | ART | - |
dc.type.docType | Proceedings Paper | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | Clocks | - |
dc.subject.keywordPlus | Frequency converters | - |
dc.subject.keywordPlus | Locks (fasteners) | - |
dc.subject.keywordPlus | All digital delay locked loops (DLL) | - |
dc.subject.keywordPlus | CMOS processs | - |
dc.subject.keywordPlus | Duty cycle correction | - |
dc.subject.keywordPlus | Duty cycle correctors | - |
dc.subject.keywordPlus | Frequency ranges | - |
dc.subject.keywordPlus | Operation frequency | - |
dc.subject.keywordPlus | Phase corrections | - |
dc.subject.keywordPlus | Time to digital converters | - |
dc.subject.keywordPlus | Delay lock loops | - |
dc.subject.keywordAuthor | DCC | - |
dc.subject.keywordAuthor | DLL | - |
dc.subject.keywordAuthor | Memory | - |
dc.subject.keywordAuthor | SDRAM | - |
dc.subject.keywordAuthor | TDC | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
94, Wausan-ro, Mapo-gu, Seoul, 04066, Korea02-320-1314
COPYRIGHT 2020 HONGIK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.