Programmable fractional-ratio frequency multiplying clock generator
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Han, Sangwoo | - |
dc.contributor.author | Kim, Jintae | - |
dc.contributor.author | Kim, Jongsun | - |
dc.date.accessioned | 2021-11-11T02:45:26Z | - |
dc.date.available | 2021-11-11T02:45:26Z | - |
dc.date.created | 2021-10-25 | - |
dc.date.issued | 2014-01-30 | - |
dc.identifier.issn | 0013-5194 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/16767 | - |
dc.description.abstract | A new programmable delay-locked loop ( DLL) based fractional frequency multiplying clock generator is presented. In contrast to conventional DLL-based clock generators that generate only integer clock multiplication, the proposed clock generator provides fractional-ratio frequency multiplication while maintaining the advantages of DLLs, such as the deskewing between the input and the output clocks. Implemented in a 0.13 mu m 1.2 V CMOS process, the proposed clock generator achieves an effective peak-to-peak jitter of 7.5 ps and occupies an active area of 0.018 mm(2) while dissipating 9.0 mW at 1.5 GHz. The output frequency ranges from 0.85 to 1.5 GHz with programmable fractional multiplication ratios of N/M, where N=4, 5, 8, 10 and M=1, 2, 3. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | INST ENGINEERING TECHNOLOGY-IET | - |
dc.subject | DLL | - |
dc.title | Programmable fractional-ratio frequency multiplying clock generator | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Jongsun | - |
dc.identifier.doi | 10.1049/el.2013.2857 | - |
dc.identifier.scopusid | 2-s2.0-84893224796 | - |
dc.identifier.wosid | 000331280100021 | - |
dc.identifier.bibliographicCitation | ELECTRONICS LETTERS, v.50, no.3, pp.163 - + | - |
dc.relation.isPartOf | ELECTRONICS LETTERS | - |
dc.citation.title | ELECTRONICS LETTERS | - |
dc.citation.volume | 50 | - |
dc.citation.number | 3 | - |
dc.citation.startPage | 163 | - |
dc.citation.endPage | + | - |
dc.type.rims | ART | - |
dc.type.docType | Article | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scie | - |
dc.description.journalRegisteredClass | scopus | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | DLL | - |
dc.subject.keywordAuthor | amplifiers | - |
dc.subject.keywordAuthor | analogue-digital conversion | - |
dc.subject.keywordAuthor | charge-coupled device circuits | - |
dc.subject.keywordAuthor | integrated circuit noise | - |
dc.subject.keywordAuthor | signal conditioning circuits | - |
dc.subject.keywordAuthor | word length 9 bit | - |
dc.subject.keywordAuthor | gain 0 dB to 18 dB | - |
dc.subject.keywordAuthor | VGA | - |
dc.subject.keywordAuthor | variable-gain amplifier | - |
dc.subject.keywordAuthor | CCD signal amplitude | - |
dc.subject.keywordAuthor | noise elimination | - |
dc.subject.keywordAuthor | correlated double sampling circuit | - |
dc.subject.keywordAuthor | CCD signal processing | - |
dc.subject.keywordAuthor | charge coupled device signal processing | - |
dc.subject.keywordAuthor | CDS circuit | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
94, Wausan-ro, Mapo-gu, Seoul, 04066, Korea02-320-1314
COPYRIGHT 2020 HONGIK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.