An 8.4Gb/s 2.5pJ/b mobile memory I/O interface using simultaneous bidirectional Dual (base+RF) band signaling
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Byun, G.-S. | - |
dc.contributor.author | Kim, Y. | - |
dc.contributor.author | Kim, J. | - |
dc.contributor.author | Tam, S.-W. | - |
dc.contributor.author | Hsieh, H.-H. | - |
dc.contributor.author | Wu, P.-Y. | - |
dc.contributor.author | Jou, C. | - |
dc.contributor.author | Cong, J. | - |
dc.contributor.author | Reinman, G. | - |
dc.contributor.author | Chang, M.-C.F. | - |
dc.date.accessioned | 2021-12-15T04:43:11Z | - |
dc.date.available | 2021-12-15T04:43:11Z | - |
dc.date.created | 2021-12-10 | - |
dc.date.issued | 2011 | - |
dc.identifier.issn | 0193-6530 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/20528 | - |
dc.description.abstract | Power and bandwidth requirements have become more stringent for DRAMs in recent years. This is largely because mobile devices (such as smart phones) are more intensively relying on the use of graphics. Current DDR memory I/Os operate at 5Gb/s with a power efficiency of 17.4mW/Gb/s (i.e., 17.4pJ/b)[1], and graphic DRAM I/Os operate at 7Gb/s/pin [3] with a power efficiency worse than that of DDR. High-speed serial links [5], with a better power efficiency of ∼1mW/Gb/s, would be favored for mobile memory I/O interface. However, serial links typically require long initialization time (∼1000 clock cycles), and do not meet mobile DRAM I/O requirements for fast switching between active, standby, self-refresh and power-down operation modes [4]. Also, traditional baseband-only (or BB-only) signaling tends to consume power super-linearly [4] for extended bandwidth due to the need of power hungry pre-emphasis, and equalization circuits. © 2011 IEEE. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
dc.title | An 8.4Gb/s 2.5pJ/b mobile memory I/O interface using simultaneous bidirectional Dual (base+RF) band signaling | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, J. | - |
dc.identifier.doi | 10.1109/ISSCC.2011.5746409 | - |
dc.identifier.scopusid | 2-s2.0-79955727295 | - |
dc.identifier.bibliographicCitation | Digest of Technical Papers - IEEE International Solid-State Circuits Conference, pp.488 - 489 | - |
dc.relation.isPartOf | Digest of Technical Papers - IEEE International Solid-State Circuits Conference | - |
dc.citation.title | Digest of Technical Papers - IEEE International Solid-State Circuits Conference | - |
dc.citation.startPage | 488 | - |
dc.citation.endPage | 489 | - |
dc.type.rims | ART | - |
dc.type.docType | Conference Paper | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scopus | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
94, Wausan-ro, Mapo-gu, Seoul, 04066, Korea02-320-1314
COPYRIGHT 2020 HONGIK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.