A 0.15 to 2.2 GHz All-Digital Delay-Locked Loop
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Park, Dongjun | - |
dc.contributor.author | Park, Geontae | - |
dc.contributor.author | Kim, Jongsun | - |
dc.date.accessioned | 2022-06-10T05:41:07Z | - |
dc.date.available | 2022-06-10T05:41:07Z | - |
dc.date.created | 2022-06-10 | - |
dc.date.issued | 2017 | - |
dc.identifier.issn | 2472-467X | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/28184 | - |
dc.description.abstract | A new harmonic-free, fast-locking, all-digital delay-locked loop (DLL) that uses a lock-in pre-search (LPS) algorithm is presented. By adopting a new LPS algorithm that changes the propagation delay of the coarse delay line (CDL) with five delay steps, the DLL is able to find the approximate locking point before the normal operation. The DLL then performs a binary search and a sequential search to achieve fast locking without the harmonic lock problem. Fabricated in a 0.13-mu m CMOS process, the simple digital DLL architecture achieves a wide frequency range of 0.15-to-2.2 GHz and a measured peak-to-peak clock jitter of 7 ps at 2.2 GHz. It achieves a maximum locking time of only 52 clock cycles, consumes 3.1 mW at 1 GHz from a 1.2 V supply, and occupies an active area of 0.046 mm(2). | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | IEEE | - |
dc.subject | DLL | - |
dc.title | A 0.15 to 2.2 GHz All-Digital Delay-Locked Loop | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, Jongsun | - |
dc.identifier.wosid | 000428143800065 | - |
dc.identifier.bibliographicCitation | 2017 IEEE 15TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), pp.261 - 264 | - |
dc.relation.isPartOf | 2017 IEEE 15TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS) | - |
dc.citation.title | 2017 IEEE 15TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS) | - |
dc.citation.startPage | 261 | - |
dc.citation.endPage | 264 | - |
dc.type.rims | ART | - |
dc.type.docType | Proceedings Paper | - |
dc.description.journalClass | 3 | - |
dc.relation.journalResearchArea | Engineering | - |
dc.relation.journalWebOfScienceCategory | Engineering, Electrical & Electronic | - |
dc.subject.keywordPlus | DLL | - |
dc.subject.keywordAuthor | delay-locked loop | - |
dc.subject.keywordAuthor | DLL | - |
dc.subject.keywordAuthor | deskew | - |
dc.subject.keywordAuthor | DRAM | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
94, Wausan-ro, Mapo-gu, Seoul, 04066, Korea02-320-1314
COPYRIGHT 2020 HONGIK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.