A low-power 20 Gbps multi-phase MDLL-based digital CDR with receiver equalization
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Hwang, H. | - |
dc.contributor.author | Kim, J. | - |
dc.date.accessioned | 2022-07-19T04:40:43Z | - |
dc.date.available | 2022-07-19T04:40:43Z | - |
dc.date.created | 2022-07-19 | - |
dc.date.issued | 2019 | - |
dc.identifier.issn | 0000-0000 | - |
dc.identifier.uri | https://scholarworks.bwise.kr/hongik/handle/2020.sw.hongik/30126 | - |
dc.description.abstract | A low-power 20 Gbps multi-phase multiplying delaylocked loop (MDLL)-based clock and data recovery (CDR) with receiver equalization is presented. The proposed MDLL-based digital CDR uses 2x-oversampling technique to lower the bit error rate (BER) and achieves fast lock time using an initial tracking mode. A multi-phase MDLL is utilized to provide the 8- phase reference clocks needed for the PI-based CDR, thereby achieving the power reduction effect. A near-ground signaling (NGS) receiver with a passive CTLE is used for lower power operation at 20 Gbps/channel. The proposed 20 Gbps CDR with receiver equalization is implemented in a 40nm CMOS process, achieving a power consumption of only 25.0 mW (=1.25 mW/Gb/s). © 2019 IEEE. | - |
dc.language | 영어 | - |
dc.language.iso | en | - |
dc.publisher | Institute of Electrical and Electronics Engineers Inc. | - |
dc.title | A low-power 20 Gbps multi-phase MDLL-based digital CDR with receiver equalization | - |
dc.type | Article | - |
dc.contributor.affiliatedAuthor | Kim, J. | - |
dc.identifier.doi | 10.1109/ISOCC47750.2019.9078536 | - |
dc.identifier.scopusid | 2-s2.0-85090702704 | - |
dc.identifier.bibliographicCitation | Proceedings - 2019 International SoC Design Conference, ISOCC 2019, v.2019-January, pp.42 - 43 | - |
dc.relation.isPartOf | Proceedings - 2019 International SoC Design Conference, ISOCC 2019 | - |
dc.citation.title | Proceedings - 2019 International SoC Design Conference, ISOCC 2019 | - |
dc.citation.volume | 2019-January | - |
dc.citation.startPage | 42 | - |
dc.citation.endPage | 43 | - |
dc.type.rims | ART | - |
dc.type.docType | Conference Paper | - |
dc.description.journalClass | 1 | - |
dc.description.journalRegisteredClass | scopus | - |
dc.subject.keywordAuthor | CDR | - |
dc.subject.keywordAuthor | Equalizer | - |
dc.subject.keywordAuthor | SerDes | - |
dc.subject.keywordAuthor | Serial-link | - |
Items in ScholarWorks are protected by copyright, with all rights reserved, unless otherwise indicated.
94, Wausan-ro, Mapo-gu, Seoul, 04066, Korea02-320-1314
COPYRIGHT 2020 HONGIK UNIVERSITY. ALL RIGHTS RESERVED.
Certain data included herein are derived from the © Web of Science of Clarivate Analytics. All rights reserved.
You may not copy or re-distribute this material in whole or in part without the prior written consent of Clarivate Analytics.